JPS6482262A - Logic symbol arranging method - Google Patents
Logic symbol arranging methodInfo
- Publication number
- JPS6482262A JPS6482262A JP62241254A JP24125487A JPS6482262A JP S6482262 A JPS6482262 A JP S6482262A JP 62241254 A JP62241254 A JP 62241254A JP 24125487 A JP24125487 A JP 24125487A JP S6482262 A JPS6482262 A JP S6482262A
- Authority
- JP
- Japan
- Prior art keywords
- logic diagram
- gate level
- logic
- symbol
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE:To generate a low-order gate level logic diagram by obtaining the absolute position of each logic symbol in accordance with the position of a gate level logic diagram occupied area and the relative position of the logic symbol and arranging the logic symbol in this obtained position. CONSTITUTION:The size of the gate level logic diagram corresponding to each module and relative positions of logic symbols constituting the gate level logic diagram are preliminarily held in a table function module library 15. When the gate level logic diagram corresponding to each module is developed in a module arrangement position on a function logic diagram, the gate level logic diagram occupied area is secured in a data area 12C for logic diagram on the function logic diagram based on the data of the size of the gate level logic diagram stored in said table 15. It characterizes this method that the absolute position of each logic symbol is obtained in accordance with the position of the gate level logic diagram occupied area and the relative position of the logic symbol in the module and the logic symbol is arranged in this absolute position.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62241254A JPS6482262A (en) | 1987-09-25 | 1987-09-25 | Logic symbol arranging method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62241254A JPS6482262A (en) | 1987-09-25 | 1987-09-25 | Logic symbol arranging method |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6482262A true JPS6482262A (en) | 1989-03-28 |
Family
ID=17071504
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62241254A Pending JPS6482262A (en) | 1987-09-25 | 1987-09-25 | Logic symbol arranging method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6482262A (en) |
-
1987
- 1987-09-25 JP JP62241254A patent/JPS6482262A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55108075A (en) | Data retrieval system | |
JPS5348638A (en) | Electronic apparatus | |
JPS6437587A (en) | Line generator for display system | |
JPS5373955A (en) | Logic circuit | |
JPS6482262A (en) | Logic symbol arranging method | |
JPS5338373A (en) | Ic for watch | |
JPS54142938A (en) | Pattern generation system for display unit | |
JPS5332634A (en) | Memory | |
JPS5247342A (en) | Real time simulation system of input/output unit | |
JPS52147287A (en) | Process control equipment | |
EP0308506A4 (en) | Image processor | |
EP0286081A3 (en) | Vector processor capable of indirect addressing | |
DE68922212D1 (en) | SEMICONDUCTOR ARRANGEMENT CONTAINING AN INTEGRATED CIRCUIT WITH A VERTICAL TRANSISTOR. | |
JPS5374350A (en) | Logic circuit | |
JPS5315720A (en) | Static shift register | |
JPS5295941A (en) | Information classification | |
JPS52115647A (en) | Information multiple retrieval system | |
JPS53110334A (en) | Patern correction system | |
JPS5368056A (en) | Compound unit of digital sine wave | |
JPS5659361A (en) | Electronic desk computer | |
JPS54131841A (en) | Code conversion system | |
JPS526031A (en) | Information processing unit | |
JPS52112237A (en) | Memory control unit | |
JPS5429939A (en) | Japanese setence alalyzer | |
JPS5475227A (en) | Code conversion |