JPS6482175A - Matrix arithmetic unit - Google Patents
Matrix arithmetic unitInfo
- Publication number
- JPS6482175A JPS6482175A JP62240457A JP24045787A JPS6482175A JP S6482175 A JPS6482175 A JP S6482175A JP 62240457 A JP62240457 A JP 62240457A JP 24045787 A JP24045787 A JP 24045787A JP S6482175 A JPS6482175 A JP S6482175A
- Authority
- JP
- Japan
- Prior art keywords
- row
- converter
- column
- conversion
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Complex Calculations (AREA)
Abstract
PURPOSE:To eliminate a process where data are rearranged by means of the row/column conversion memories, etc., and to reduce the hardware scale by using the row/column converters of a specific constitution. CONSTITUTION:A matrix arithmetic unit 8 is used to a picture converting/coding device which compresses the picture data after converting and coding pictures. The unit 8 consists of a row converter 6 which processes the rows at one time and processes the wave numbers successively and a column converter 7 which processes the wave numbers at one time. The product sum arithmetic is carried out at a high speed by the bit slice method and also simplified by means of the integer orthogonal conversion. That is, each row undergoes conversion via the converter 6 and the output which the row conversion is through is supplied to the converter 7. The converter 7 performs four conversions simultaneously to the input for execution of the row conversion. Thus it is not required to rearrange the data on the row and the column compared with a normal case where the matrix arithmetic is repeated twice. As a result, no memory is needed for rearrangement of data on the row and the column. Thus it is possible to obtain a matrix arithmetic unit requiring no high-speed arithmetic element.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62240457A JPS6482175A (en) | 1987-09-24 | 1987-09-24 | Matrix arithmetic unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62240457A JPS6482175A (en) | 1987-09-24 | 1987-09-24 | Matrix arithmetic unit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6482175A true JPS6482175A (en) | 1989-03-28 |
Family
ID=17059783
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62240457A Pending JPS6482175A (en) | 1987-09-24 | 1987-09-24 | Matrix arithmetic unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6482175A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04313157A (en) * | 1991-03-27 | 1992-11-05 | Mitsubishi Electric Corp | Dct processor |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51141558A (en) * | 1975-05-31 | 1976-12-06 | Toshiba Corp | High speed processor of multi-dimensional data |
JPS6261159A (en) * | 1985-09-12 | 1987-03-17 | Toshiba Corp | Cosine converter |
-
1987
- 1987-09-24 JP JP62240457A patent/JPS6482175A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51141558A (en) * | 1975-05-31 | 1976-12-06 | Toshiba Corp | High speed processor of multi-dimensional data |
JPS6261159A (en) * | 1985-09-12 | 1987-03-17 | Toshiba Corp | Cosine converter |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04313157A (en) * | 1991-03-27 | 1992-11-05 | Mitsubishi Electric Corp | Dct processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3750791T2 (en) | Very fast transformation device. | |
KR970004533B1 (en) | Television transmission system using transform coding | |
CA2076610A1 (en) | Generating system of random-number sequences for a parallel computer system | |
ES8608755A1 (en) | Method and apparatus for uniformly encoding data occurring with different word lengths | |
EP0200282A3 (en) | Transposing memory for an image transformation system | |
EP0269744A4 (en) | Circuit for driving an image display device | |
TW349101B (en) | Process for preparing polynucleotides on a solid support and apparatus permitting its implementation | |
EP0370543A3 (en) | Digital neural network | |
US3956619A (en) | Pipeline walsh-hadamard transformations | |
KR900002308A (en) | Integrated circuit | |
DK642987A (en) | PROCEDURE AND APPARATUS FOR DATA TRANSFER | |
JPS6482175A (en) | Matrix arithmetic unit | |
JPS6420358A (en) | Heald magazine | |
EP0257490A3 (en) | Keyboard input unit for a data processing facility | |
JPS5547565A (en) | Fourier conversion processing system | |
EP0366976A3 (en) | Transformation circuit | |
SU1661985A1 (en) | Matrix switch | |
JPS56138366A (en) | Video signal switching device | |
SU860068A1 (en) | Combination matrix adder | |
SU1762303A1 (en) | Generator of haar functions | |
JPS6451869A (en) | Space fileter picture processor | |
ES2002300A6 (en) | Data processing system for processing units having different throughputs. | |
JPS56125132A (en) | Code conversion system | |
SU687594A1 (en) | Multichannel pulse distributor | |
EP0265529A4 (en) | Image operating apparatus |