JPS6471391A - Prediction encoding device - Google Patents

Prediction encoding device

Info

Publication number
JPS6471391A
JPS6471391A JP62229003A JP22900387A JPS6471391A JP S6471391 A JPS6471391 A JP S6471391A JP 62229003 A JP62229003 A JP 62229003A JP 22900387 A JP22900387 A JP 22900387A JP S6471391 A JPS6471391 A JP S6471391A
Authority
JP
Japan
Prior art keywords
reset
input
value
prediction
input value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62229003A
Other languages
Japanese (ja)
Inventor
Hiroshi Yokota
Tsutomu Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP62229003A priority Critical patent/JPS6471391A/en
Publication of JPS6471391A publication Critical patent/JPS6471391A/en
Pending legal-status Critical Current

Links

Landscapes

  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

PURPOSE:To reset a prediction loop so that a prediction error after the reset may be reduced by providing a selective input circuit to select one out of plural input signals by a pulsing signal. CONSTITUTION:When the pulsing signal to select an input value X is outputted from a selective control line 11, a selecting circuit 9 selectively outputs the input value X, and a selecting circuit 10 also outputs the input value X. When both decoding and encoding devices are reset, one out of two input lines 1 are set at the identical value for transmission and receiving. The identical value is made into the expected value to be inputted after the reset. The reset is realized by selecting the identical value set by a selective input circuit 2 and designating the input value X with the control line 11. Due to the reset, data to excellently predict the input value of a next time are entered both on a encoding side and a decoding side in a prediction group, prediction accuracy after the reset is improved, and transmission with high quality is attained.
JP62229003A 1987-09-11 1987-09-11 Prediction encoding device Pending JPS6471391A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62229003A JPS6471391A (en) 1987-09-11 1987-09-11 Prediction encoding device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62229003A JPS6471391A (en) 1987-09-11 1987-09-11 Prediction encoding device

Publications (1)

Publication Number Publication Date
JPS6471391A true JPS6471391A (en) 1989-03-16

Family

ID=16885234

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62229003A Pending JPS6471391A (en) 1987-09-11 1987-09-11 Prediction encoding device

Country Status (1)

Country Link
JP (1) JPS6471391A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53137622A (en) * 1977-05-09 1978-12-01 Nippon Telegr & Teleph Corp <Ntt> Coding system between frames
JPS5741069A (en) * 1980-08-25 1982-03-06 Nippon Telegr & Teleph Corp <Ntt> Inter-frame encoding system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53137622A (en) * 1977-05-09 1978-12-01 Nippon Telegr & Teleph Corp <Ntt> Coding system between frames
JPS5741069A (en) * 1980-08-25 1982-03-06 Nippon Telegr & Teleph Corp <Ntt> Inter-frame encoding system

Similar Documents

Publication Publication Date Title
DE59205460D1 (en) MONITORING DEVICE FOR A CONTROL DEVICE
JPS6471391A (en) Prediction encoding device
JPS5694596A (en) Memory control system
JPS5792994A (en) Transmitting device
JPS5673946A (en) Loop constituting system for data transmission system
JPS57162535A (en) Detecting system of cable fault
GB1487706A (en) Data storage arrangement for buffering asynchronous input and output data streams
JPS5587213A (en) Addressing digital input device
JPS5723129A (en) Information switching device
JPS6481540A (en) Reception signal switching device
JPS6449427A (en) Code converter
JPS54159137A (en) Selector
JPS56101229A (en) Computer system
JPS5741050A (en) Code error correcting circuit
JPS57108912A (en) Bus driving circuit
JPS56107616A (en) Control system for time delay rate of signal
JPS578855A (en) Interruption processing system
JPS5340177A (en) Input and output control system in remote supervising control system
JPS57111701A (en) Backup system for digital process control device
JPS56132844A (en) Communication controlling device
JPS5758439A (en) Data transmission device
JPS56136038A (en) Dropout correcting circuit
JPS52102644A (en) Priority decision circuit
JPS5321511A (en) Digital signal processing system
JPS5665550A (en) Calling out system for terminal device