JPS6471356A - Multi-direction serial data communication equipment - Google Patents

Multi-direction serial data communication equipment

Info

Publication number
JPS6471356A
JPS6471356A JP62227927A JP22792787A JPS6471356A JP S6471356 A JPS6471356 A JP S6471356A JP 62227927 A JP62227927 A JP 62227927A JP 22792787 A JP22792787 A JP 22792787A JP S6471356 A JPS6471356 A JP S6471356A
Authority
JP
Japan
Prior art keywords
data
transmission
bus
judges
data communication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62227927A
Other languages
Japanese (ja)
Inventor
Naoki Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP62227927A priority Critical patent/JPS6471356A/en
Priority to KR1019880011754A priority patent/KR910005380B1/en
Publication of JPS6471356A publication Critical patent/JPS6471356A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To attain sure data transmission/reception between system by setting a waiting time for each system for data transmission processing to prevent the transmission of data simultaneously to a BUS. CONSTITUTION:A microcomputer judges the input state of function key K1, K2 and input/output ports I/O. When the microcomputer judges the necessity of data transmission, the I/O is switched to an output and B1 of BUS data is sent to a management BUS B1 and data B2 is sent to a data BUS B2. The management BUS B1 uses different times from OFF to the start of transmission depending on systems A-C (t1<t2<t3). The system B, C monitor the BUS B1, B2 via each I/O at all times and take the transmission data of the system A in each RAM. When the taken-in data is effective data (9) of the system A set in advance, the transmission data (5) is set to the RAM. Similarly, the system C takes in the transmission data but the microcomputer CPU-C judges it as invalid data and does not set the transmission data.
JP62227927A 1987-09-11 1987-09-11 Multi-direction serial data communication equipment Pending JPS6471356A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP62227927A JPS6471356A (en) 1987-09-11 1987-09-11 Multi-direction serial data communication equipment
KR1019880011754A KR910005380B1 (en) 1987-09-11 1988-09-12 Multi-direction serial data communication equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62227927A JPS6471356A (en) 1987-09-11 1987-09-11 Multi-direction serial data communication equipment

Publications (1)

Publication Number Publication Date
JPS6471356A true JPS6471356A (en) 1989-03-16

Family

ID=16868474

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62227927A Pending JPS6471356A (en) 1987-09-11 1987-09-11 Multi-direction serial data communication equipment

Country Status (2)

Country Link
JP (1) JPS6471356A (en)
KR (1) KR910005380B1 (en)

Also Published As

Publication number Publication date
KR910005380B1 (en) 1991-07-29
KR890005620A (en) 1989-05-16

Similar Documents

Publication Publication Date Title
GB9906582D0 (en) Sheet handling system
EP1199697A3 (en) Low power-consumption monitor standby system
JPS6471356A (en) Multi-direction serial data communication equipment
AU2862189A (en) Intercommunication method and system thereof
JPS55154639A (en) Control system for microcomputer
EP0773491A3 (en) Integrated circuit input/output processor having improved timer capability
JPS5531320A (en) Package draw-out information system
JPS5493340A (en) Duplex processing system
JPS56149056A (en) System for checking abnormality in copying machine provided with external attachment
KR950004022A (en) Distributed Processing Integrated Management System
JPS53139941A (en) Connection system for input and output control unit
JPS5699530A (en) Information transfer system
JPS57166759A (en) Controlling method for common input/output bus
EP0316251A3 (en) Direct control facility for multiprocessor network
JPS56121168A (en) Common resource control system of multiple central processing unit system etc
JPS6462046A (en) Multiple transmission equipment
JPS6468755A (en) Color electronic plate making system
JPS5639653A (en) Multiple terminal control system
JPS57136239A (en) Device address switching system
JPS6410332A (en) Pipeline control system
JPS5721144A (en) Control system for connection constitution
JPS5781655A (en) Switching system for now-in-use and stand-by decvices
JPS56162167A (en) Switching system for dual computers
JPS56123191A (en) Inter-processor communication control system
JPS6478097A (en) Control system for plural pieces of equipment