JPS6461844A - Input/output controller - Google Patents

Input/output controller

Info

Publication number
JPS6461844A
JPS6461844A JP21781187A JP21781187A JPS6461844A JP S6461844 A JPS6461844 A JP S6461844A JP 21781187 A JP21781187 A JP 21781187A JP 21781187 A JP21781187 A JP 21781187A JP S6461844 A JPS6461844 A JP S6461844A
Authority
JP
Japan
Prior art keywords
input
processor
output
address
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21781187A
Other languages
Japanese (ja)
Inventor
Kazutoshi Washio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP21781187A priority Critical patent/JPS6461844A/en
Publication of JPS6461844A publication Critical patent/JPS6461844A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)

Abstract

PURPOSE:To decrease the number of program steps of each processor which performs the input/output control, by using a channel adaptor to secure the correspondence between the subchannel address received from a channel and the corresponding processor. CONSTITUTION:A channel adaptor 4 compares a device address received from a channel 2 with a subchannel address corresponding to each processor via a comparator 21. Then a microprocessor 23 secures the correspondence between the coincident subchannel address and its corresponding processor. An input/ output instruction produced from each processor functions to store the input/ output address word transferred by said input/output instruction temporarily into an input/output address word register 25. Then the processor 23 decides whether the preceding input/output instruction is being executed or not. If so, the input/output instruction is held and the register 25 is read after said instruction is executed. Then the next input/output instruction is executed. Thus the number of program steps can be decreased for the input/output procedure of each processor 6.
JP21781187A 1987-09-02 1987-09-02 Input/output controller Pending JPS6461844A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21781187A JPS6461844A (en) 1987-09-02 1987-09-02 Input/output controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21781187A JPS6461844A (en) 1987-09-02 1987-09-02 Input/output controller

Publications (1)

Publication Number Publication Date
JPS6461844A true JPS6461844A (en) 1989-03-08

Family

ID=16710111

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21781187A Pending JPS6461844A (en) 1987-09-02 1987-09-02 Input/output controller

Country Status (1)

Country Link
JP (1) JPS6461844A (en)

Similar Documents

Publication Publication Date Title
ES8707808A1 (en) Data transfer control.
JPS6461844A (en) Input/output controller
JPS5416957A (en) Computer system for process control
JPS5720807A (en) Sequence controller
JPS56118128A (en) Interruption controlling system for peripheral control chip of microcomputer
JPS57136203A (en) Process control system
JPS53127246A (en) Control program check system
JPS5319738A (en) Processing unit stop control system
JPS57164303A (en) Programmable controller
JPS57197653A (en) Control device of microprogram
JPS5414133A (en) Control system for input and output channel
JPS53114628A (en) Io interruption control system
JPS57191758A (en) System for storing test program in main storage
JPS57150115A (en) Controlling system for rotary type storage device
JPS57191754A (en) Data processing device
JPS57176415A (en) Sequence controller
JPS57111725A (en) Data transmission control system
JPS6468848A (en) Data logging system in controller provided with dma control function
JPS6466764A (en) Adaptor control system
JPS56111952A (en) Memory control system for microprocessor
JPS57141755A (en) Architecture for program module
JPS5769331A (en) Input/output control system
JPS57105045A (en) Program call control system
JPS56111933A (en) Output control system
JPS57143639A (en) Instruction transmitting system