JPS6459553A - Address conversion circuit - Google Patents

Address conversion circuit

Info

Publication number
JPS6459553A
JPS6459553A JP21714387A JP21714387A JPS6459553A JP S6459553 A JPS6459553 A JP S6459553A JP 21714387 A JP21714387 A JP 21714387A JP 21714387 A JP21714387 A JP 21714387A JP S6459553 A JPS6459553 A JP S6459553A
Authority
JP
Japan
Prior art keywords
address
outputted
processing
address conversion
program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP21714387A
Other languages
Japanese (ja)
Inventor
Koji Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP21714387A priority Critical patent/JPS6459553A/en
Publication of JPS6459553A publication Critical patent/JPS6459553A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To easily generate a program, by converting an I/O address corresponding to plural processings, and defining an I/O address space at every processing. CONSTITUTION:An incorrect I/O address outputted from a processor 1 is input ted to an I/O address conversion table 3, and assuming the I/O address at that time is 1, a first register in an address conversion table 14 is selected, and a value A held in the table is outputted. An I/O circuit 7 is selected and access from the processor 1 is performed since the A is equivalent to the I/O address of the I/O circuit 7. After that, it is assumed that a processing is switched and the processing is executed by another program. When an input/output instruction is executed on the program and an I/O address X indicating no actual I/O address is outputted, an Xth register in an I/O address conversion table 15 is selected, and a value C held in the table is outputted. In such a way, it is possible to perform the conversion of the I/O address corresponding to the plural processings.
JP21714387A 1987-08-31 1987-08-31 Address conversion circuit Pending JPS6459553A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21714387A JPS6459553A (en) 1987-08-31 1987-08-31 Address conversion circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21714387A JPS6459553A (en) 1987-08-31 1987-08-31 Address conversion circuit

Publications (1)

Publication Number Publication Date
JPS6459553A true JPS6459553A (en) 1989-03-07

Family

ID=16699528

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21714387A Pending JPS6459553A (en) 1987-08-31 1987-08-31 Address conversion circuit

Country Status (1)

Country Link
JP (1) JPS6459553A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH045596A (en) * 1990-04-20 1992-01-09 Furuno Electric Co Ltd Position detecting device of underwater working robot
WO2000070466A1 (en) * 1999-05-17 2000-11-23 Technowave, Ltd. Method of accessing i/o device and memory using virtual address and recorded medium having program for performing method of accessing i/o device and memory using virtual address

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH045596A (en) * 1990-04-20 1992-01-09 Furuno Electric Co Ltd Position detecting device of underwater working robot
WO2000070466A1 (en) * 1999-05-17 2000-11-23 Technowave, Ltd. Method of accessing i/o device and memory using virtual address and recorded medium having program for performing method of accessing i/o device and memory using virtual address

Similar Documents

Publication Publication Date Title
HK1047326A1 (en) Data processor
CA2019299A1 (en) Multiprocessor system with multiple instruction sources
EP0403729A2 (en) Digital-signal processing apparatus
JPS6459553A (en) Address conversion circuit
JPS57182257A (en) Data interchange system of data processing system
JPS57132272A (en) Character processor
JPS5443623A (en) Generating system for character pattern
JPS5696350A (en) Memory extension system
JPS56164404A (en) Sequence controller
JPS5696356A (en) Multimicroprocessor
JPS5421230A (en) Data processing system
JPS5453835A (en) Character pattern generation system
JPS5674762A (en) Memory unit
JPS54105939A (en) Information processor
JPS5578340A (en) Division system
JPS5316540A (en) Bus switching unit for electronic computer
JPS5710870A (en) Matrix operation system
JPS57196355A (en) Data processor
JPS55166747A (en) Data processor
JPS643734A (en) Multiplication circuit
JPS57130149A (en) System for interruption processing of microprogram control device
JPS55134449A (en) Microprogram control unit
JPS5588137A (en) Factorial processing system
TW247976B (en) Circuit for matrix multiplication
JPS51112245A (en) Monitor control system of electronic computer organization