JPS6432368A - Information transfer device - Google Patents
Information transfer deviceInfo
- Publication number
- JPS6432368A JPS6432368A JP18778887A JP18778887A JPS6432368A JP S6432368 A JPS6432368 A JP S6432368A JP 18778887 A JP18778887 A JP 18778887A JP 18778887 A JP18778887 A JP 18778887A JP S6432368 A JPS6432368 A JP S6432368A
- Authority
- JP
- Japan
- Prior art keywords
- data
- swapping
- rearranged
- switch
- selection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Bus Control (AREA)
Abstract
PURPOSE:To realize the rearrangement of plural types of data by using 1st and 2nd data swapping devices and selecting plural swapping selection signals which are supplied to those swapping devices. CONSTITUTION:When the input/output changeover switches 4 and 5 are switched to the input side, the data are read out of an external device 1 and inputted to a swapping device 2 via the switch 4. The data of 32 bits, for example, are rearranged every 8 bits by the device 2 with selection of a prescribed swapping selection signal. These rearranged data are fetched by an internal temporary register 3 via the switch 5. Then the switches 4 and 5 are switched to the output side and the data fetched by the register 3 are inputted to the device 2 via the switch 5. Furthermore these data are rearranged again when the prescribed swapping selection signal is selected by the device 2 and then the rearranged data are written into the device 1 via the switch 4. In such a way, plural types of data can be rearranged.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18778887A JPS6432368A (en) | 1987-07-29 | 1987-07-29 | Information transfer device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18778887A JPS6432368A (en) | 1987-07-29 | 1987-07-29 | Information transfer device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6432368A true JPS6432368A (en) | 1989-02-02 |
Family
ID=16212235
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18778887A Pending JPS6432368A (en) | 1987-07-29 | 1987-07-29 | Information transfer device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6432368A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59123936A (en) * | 1982-12-29 | 1984-07-17 | Fujitsu Ltd | Movement control system |
-
1987
- 1987-07-29 JP JP18778887A patent/JPS6432368A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59123936A (en) * | 1982-12-29 | 1984-07-17 | Fujitsu Ltd | Movement control system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0323578A3 (en) | Crosspoint switching array | |
KR900001597B1 (en) | The image memory | |
EP0303241A3 (en) | Track-and-hold amplifier | |
GB9004698D0 (en) | Pipelined register write buffer | |
CA2010966A1 (en) | Apparatus for rapidly clearing the output display of a computer system | |
JPS6432368A (en) | Information transfer device | |
AU1680588A (en) | Communication switching element | |
DE3475591D1 (en) | Matrix control circuit for a memory display | |
EP0366976A3 (en) | Transformation circuit | |
EP0370194A3 (en) | Reconfigurable register bit slice | |
JPS5694428A (en) | State change recording method | |
JPS6480175A (en) | Image pickup device | |
JPS55156467A (en) | Generation system for picture signal | |
EP0738967A3 (en) | Data input system | |
JPS5570998A (en) | Block switching system for memory unit | |
JPS5745657A (en) | Storage device | |
ES2002315A6 (en) | Circuit arrangement for the transmission of data signals between control devices interconnected by a loop system. | |
EP0190942A3 (en) | Signal processing apparatus | |
JPS57209569A (en) | Memory access device in vector processor system | |
EP0507241A3 (en) | Cash register capable of switching operation mode | |
JPS5644936A (en) | Data display system | |
RU92002002A (en) | DEVICE FOR MULTICHANNEL REGISTRATION OF INFORMATION | |
JPS6433624A (en) | Buffer memory | |
JPS6444663A (en) | Telephone system | |
JPS6429926A (en) | Fifo circuit |