JPS6428855A - Package for semiconductor device - Google Patents
Package for semiconductor deviceInfo
- Publication number
- JPS6428855A JPS6428855A JP62184793A JP18479387A JPS6428855A JP S6428855 A JPS6428855 A JP S6428855A JP 62184793 A JP62184793 A JP 62184793A JP 18479387 A JP18479387 A JP 18479387A JP S6428855 A JPS6428855 A JP S6428855A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- cap
- constitution
- semiconductor elements
- package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/1627—Disposition stacked type assemblies, e.g. stacked multi-cavities
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Abstract
PURPOSE:To improve the accommodation capability of semiconductor elements, by accommodating independently at least two semiconductor elements, and making up a constitution wherein at least two systems of semiconductor devices are formed. CONSTITUTION:A first semiconductor element 4 and a second semiconductor element 5 are formed in a two-layer structure. A first sealing cap 1 and a second sealing cap 2 are arranged respectively, so as to correspond with a semiconductor element sealing base 3. In a second layer constitution containing the cap 2, the element 5, a wire lead 7, a repeating electrode 9 and a second outer connection electrode 10, a cap 1 is applied to a base to accommodate the element 5. Thereby, the accommodation capability of semiconductor elements can be increased.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62184793A JPS6428855A (en) | 1987-07-23 | 1987-07-23 | Package for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62184793A JPS6428855A (en) | 1987-07-23 | 1987-07-23 | Package for semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6428855A true JPS6428855A (en) | 1989-01-31 |
Family
ID=16159388
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62184793A Pending JPS6428855A (en) | 1987-07-23 | 1987-07-23 | Package for semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6428855A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03211763A (en) * | 1990-01-16 | 1991-09-17 | Nec Corp | Hybrid integrated circuit |
US7211884B1 (en) | 2002-01-28 | 2007-05-01 | Pacesetter, Inc. | Implantable medical device construction using a flexible substrate |
-
1987
- 1987-07-23 JP JP62184793A patent/JPS6428855A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03211763A (en) * | 1990-01-16 | 1991-09-17 | Nec Corp | Hybrid integrated circuit |
US7211884B1 (en) | 2002-01-28 | 2007-05-01 | Pacesetter, Inc. | Implantable medical device construction using a flexible substrate |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA1029475A (en) | Semiconductor device having a passivation layer consisting of silicon and oxygen, and method of manufacturing the same | |
EP0165427A3 (en) | Semiconductor package substrate and manufacturing process | |
MY123034A (en) | Semiconductor device and method of fabricating the same | |
DE3572424D1 (en) | Thyristor device and process for producing it | |
TW430956B (en) | Method for manufacturing semiconductor device | |
IE831744L (en) | S/c using connection structure | |
KR910007094A (en) | Resin Sealed Semiconductor Device | |
JPS6428855A (en) | Package for semiconductor device | |
JPS5613779A (en) | Photoelectric converter and its preparation | |
JPS5651851A (en) | Semiconductor device | |
JPS55165661A (en) | Semiconductor device | |
JPS5516449A (en) | Semiconductor device | |
JPS577953A (en) | Semiconductor device | |
JPS57196548A (en) | Plastic chip carrier | |
JPS5745940A (en) | Semiconductor device | |
JPS5348671A (en) | Electrode structure of semiconductor element | |
JPS5623768A (en) | Semiconductor device | |
IT8567673A1 (en) | Semiconductor device, particularly thyristor, with disc-shaped electrical connector. | |
JPS5740945A (en) | Integrated circuit device | |
JPS5375859A (en) | Glass sealing semiconductor | |
JPS5648161A (en) | Lead frame for semiconductor device | |
JPS57184226A (en) | Semiconductor device | |
JPS5658288A (en) | Semiconductor device | |
JPS5610950A (en) | Lead wire for semiconductor device | |
JPS6451642A (en) | Sealing structure of semiconductor |