JPS6427998A - Ic card - Google Patents

Ic card

Info

Publication number
JPS6427998A
JPS6427998A JP62183393A JP18339387A JPS6427998A JP S6427998 A JPS6427998 A JP S6427998A JP 62183393 A JP62183393 A JP 62183393A JP 18339387 A JP18339387 A JP 18339387A JP S6427998 A JPS6427998 A JP S6427998A
Authority
JP
Japan
Prior art keywords
chip
base board
concave section
absorb
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62183393A
Other languages
Japanese (ja)
Inventor
Kenichi Takebe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Renesas Semiconductor Package and Test Solutions Co Ltd
Original Assignee
Hitachi Hokkai Semiconductor Ltd
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Hokkai Semiconductor Ltd, Hitachi Ltd filed Critical Hitachi Hokkai Semiconductor Ltd
Priority to JP62183393A priority Critical patent/JPS6427998A/en
Publication of JPS6427998A publication Critical patent/JPS6427998A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Credit Cards Or The Like (AREA)

Abstract

PURPOSE: To provide a low cost chip capable of being mounted directly on a base board by a method wherein a concave section to absorb the chip thickness is formed on an upper base board and a spot facing to absorb the boding wire height, on a lower base board, and both base boards are laminated by an adhesive seal. CONSTITUTION: A concave section 3 to absorb the thickness is formed on a chip mount position of an upper base board 1 comprising a printed circuit board made of glass epoxy resins and the like, and a wiring 4 is connected up to a contact terminal 7 via a conductor embedded in a throughhole 5 adjacent to a concave section 3. A spot facing 9 wider than the concave section 3 is formed on a position facing the concave section 3 of a lower base board 8 whose material quality is the same as that of the upper base board. The chip 2 is then sealed by an adhesive after having a wiring space for a wire bonding 10 wherein the spot facing electrically connects an electrode on the chip 2 to a wiring 5. Thereafter, the chip 2 is sealed by an adhesive seal agent by which both upper and lower base boards 1 and 8 are coupled.
JP62183393A 1987-07-24 1987-07-24 Ic card Pending JPS6427998A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62183393A JPS6427998A (en) 1987-07-24 1987-07-24 Ic card

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62183393A JPS6427998A (en) 1987-07-24 1987-07-24 Ic card

Publications (1)

Publication Number Publication Date
JPS6427998A true JPS6427998A (en) 1989-01-30

Family

ID=16134991

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62183393A Pending JPS6427998A (en) 1987-07-24 1987-07-24 Ic card

Country Status (1)

Country Link
JP (1) JPS6427998A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7652359B2 (en) * 2002-12-27 2010-01-26 Semiconductor Energy Laboratory Co., Ltd. Article having display device
JP2011034398A (en) * 2009-08-03 2011-02-17 Toppan Printing Co Ltd Dual interface ic card

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7652359B2 (en) * 2002-12-27 2010-01-26 Semiconductor Energy Laboratory Co., Ltd. Article having display device
US7863116B2 (en) 2002-12-27 2011-01-04 Semiconductor Energy Laboratory Co., Ltd. IC card and booking-account system using the IC card
US8268702B2 (en) 2002-12-27 2012-09-18 Semiconductor Energy Laboratory Co., Ltd. IC card and booking-account system using the IC card
US8674493B2 (en) 2002-12-27 2014-03-18 Semiconductor Energy Laboratory Co., Ltd. IC card and booking-account system using the IC card
JP2011034398A (en) * 2009-08-03 2011-02-17 Toppan Printing Co Ltd Dual interface ic card

Similar Documents

Publication Publication Date Title
US5519936A (en) Method of making an electronic package with a thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
US5773884A (en) Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
CA1214537A (en) Integrated circuit module and method of making same
CA2171458A1 (en) Multi-chip module
US4595096A (en) Integrated circuit chip carrier
EP0452506A4 (en) Flexible circuit board for mounting ic and method of producing the same
KR960005968A (en) Ball Grid Array Package for Integrated Circuits
RU99120781A (en) MODULE FOR A CHIP CARD AND METHOD FOR ITS MANUFACTURE, AND ALSO A CHIP CARD, INCLUDING SUCH A MODULE
DE59706411D1 (en) CHIP MODULE AND METHOD FOR PRODUCING A CHIP MODULE
KR20000075916A (en) Chip card module and chip card comprising same
KR950004467A (en) Semiconductor device and manufacturing method
KR0123032B1 (en) Electrical components mounted pcb
CA2244332A1 (en) Bonding agent and method of bonding electrode to printed conductive trace
TW340256B (en) Vertical package mounted on both sides of a printed circuit board
JPS6427998A (en) Ic card
JPH04259104A (en) Small sized oscillator
JP2001177151A (en) Chip led
JPS59175150A (en) Mounting structure of electronic component
JP2975782B2 (en) Hybrid integrated circuit device and case material used therefor
JPS58131656U (en) Electrode circuit board for IC card
JPS6442140A (en) Connection of integrated circuit
JPH0524551Y2 (en)
JPS6473655A (en) Multilayer interconnection board
JPS6425499A (en) Mounting of electronic component
EP0698920A3 (en) A method for assembling integrated circuits upon printed circuit boards