JPS6424516A - Crc check circuit - Google Patents
Crc check circuitInfo
- Publication number
- JPS6424516A JPS6424516A JP18025887A JP18025887A JPS6424516A JP S6424516 A JPS6424516 A JP S6424516A JP 18025887 A JP18025887 A JP 18025887A JP 18025887 A JP18025887 A JP 18025887A JP S6424516 A JPS6424516 A JP S6424516A
- Authority
- JP
- Japan
- Prior art keywords
- flip
- output
- flops
- input
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Error Detection And Correction (AREA)
Abstract
PURPOSE:To generalize a flip-flop in use and to reduce the scale of hardware by using only a data input and a clock input as inputs of the flip-flop and setting an initial state without resetting respective flip-flops. CONSTITUTION:Flip-flops(FFs) 11-1n whose number is equal to the largest degree (r) of a generating polynomial are cascaded in order through exclusive OR(EX-OR) circuits 20-2r-1, a gate circuit 4 is provided, and its output is input ted to the EX-OR circuits of the respective stages as a substitute for the output of the FF 1r of the final state. Namely, the gate circuit 4 inputs the output of the FF 1r of the final stage and a control signal to generate its output. This control signal has bit width equal to the largest degree of the generating polynomial and its output start point of time is coincident with the input start point of time of an operand signal. Consequently, the clear function of the flip-flops is not necessary and fast CRC check operation is enabled.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18025887A JPS6424516A (en) | 1987-07-20 | 1987-07-20 | Crc check circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18025887A JPS6424516A (en) | 1987-07-20 | 1987-07-20 | Crc check circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6424516A true JPS6424516A (en) | 1989-01-26 |
Family
ID=16080111
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18025887A Pending JPS6424516A (en) | 1987-07-20 | 1987-07-20 | Crc check circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6424516A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01115336U (en) * | 1988-01-29 | 1989-08-03 | ||
JP2005160074A (en) * | 2003-11-24 | 2005-06-16 | Agilent Technol Inc | Two input differential round accumulator |
-
1987
- 1987-07-20 JP JP18025887A patent/JPS6424516A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01115336U (en) * | 1988-01-29 | 1989-08-03 | ||
JP2005160074A (en) * | 2003-11-24 | 2005-06-16 | Agilent Technol Inc | Two input differential round accumulator |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES432556A1 (en) | Field selection data operating device | |
GB1488944A (en) | Circuit for eliminating contact bounce | |
JPS6424516A (en) | Crc check circuit | |
JPS54154964A (en) | Programable counter | |
JPS6244727B2 (en) | ||
JPS5647846A (en) | Parity check system | |
JPS5725046A (en) | Cyclic redundancy check operating circuit | |
JPS52140241A (en) | Binary #-digit addition circuit | |
FR2308971B1 (en) | ||
JPS55156425A (en) | Semiconductor integrated circuit | |
JPS55100734A (en) | Output buffer circuit with latch function | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS5280160A (en) | Electronic watch | |
JPS6442720A (en) | Clock generating circuit | |
FR2362534A1 (en) | General purpose divide by two logic circuit - has four similar gates and logic inverter composed of transistor stages | |
JPS5561146A (en) | Exclusive logical sum circuit | |
JPS55164942A (en) | Division circuit | |
JPS5545221A (en) | Clock break detection circuit | |
KR0125588Y1 (en) | Glitch prevention circuit on the carry output of counter | |
JPS5250668A (en) | Check device | |
JPS56153454A (en) | Spurious signal generating circuit for folding test | |
JPS56149120A (en) | Programmable logical array | |
JPS5481705A (en) | Error correction unit | |
JPS57160214A (en) | Flip-flop circuit and counter circuit using it | |
JPS5689145A (en) | Asynchronous type data transmission device |