JPS6423114U - - Google Patents
Info
- Publication number
- JPS6423114U JPS6423114U JP11706887U JP11706887U JPS6423114U JP S6423114 U JPS6423114 U JP S6423114U JP 11706887 U JP11706887 U JP 11706887U JP 11706887 U JP11706887 U JP 11706887U JP S6423114 U JPS6423114 U JP S6423114U
- Authority
- JP
- Japan
- Prior art keywords
- oscillator
- signals
- output signals
- integrator
- multiplier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
第１図は本考案の実施例を示すブロツク回路図
、第２図は高周波リンクインバータのブロツク回
路図、第３図は第２図のインバータ装置の各部の
電圧波形図である。
２１……高周波発振器、２２……低周波発振器
、３１，３２……乗算器、４１，４２……積分器
、５……加算器。
FIG. 1 is a block circuit diagram showing an embodiment of the present invention, FIG. 2 is a block circuit diagram of a high frequency link inverter, and FIG. 3 is a voltage waveform diagram of various parts of the inverter device of FIG. 2. 2 1 ... high frequency oscillator, 2 2 ... low frequency oscillator, 3 1 , 3 2 ... multiplier, 4 1 , 4 2 ... integrator, 5 ... adder.
Claims (1)
１の発振器及び第２の発振器と、これらの発振器
の出力信号を互いに乗算する第１の乗算器と、前
記第１の発振器及び第２の発振器の出力信号を夫
々積分する第１の積分器及び第２の積分器と、こ
れらの積分器の出力信号を互いに乗算する第２の
乗算器と、前記第１の乗算器及び第２の乗算器の
各出力信号を互いに加算する加算器とを有してな
ることを特徴とする差周波発振器。 a first oscillator and a second oscillator that output sinusoidal signals of different frequencies; a first multiplier that multiplies the output signals of these oscillators; and outputs of the first oscillator and the second oscillator. a first integrator and a second integrator that respectively integrate signals; a second multiplier that multiplies the output signals of these integrators; and each of the first and second multipliers. A difference frequency oscillator comprising: an adder that adds output signals to each other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11706887U JPS6423114U (en) | 1987-07-30 | 1987-07-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11706887U JPS6423114U (en) | 1987-07-30 | 1987-07-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6423114U true JPS6423114U (en) | 1989-02-07 |
Family
ID=31360183
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11706887U Pending JPS6423114U (en) | 1987-07-30 | 1987-07-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6423114U (en) |
-
1987
- 1987-07-30 JP JP11706887U patent/JPS6423114U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6423114U (en) | ||
| JPS6146485U (en) | Radar equipment exciter | |
| JPS6157747U (en) | ||
| JPH02143820U (en) | ||
| JPS62162671U (en) | ||
| JPS6164730U (en) | ||
| JPS5988738U (en) | Microcomputer clock signal generation circuit | |
| JPS58123612U (en) | Voltage controlled oscillator for PLL modulator | |
| JPS6275641U (en) | ||
| JPH02116115U (en) | ||
| JPS6082845U (en) | Digital temperature compensated crystal oscillator noise reduction circuit | |
| JPS623125U (en) | ||
| JPH0471016U (en) | ||
| JPH0197632U (en) | ||
| JPS6361808U (en) | ||
| JPH02150834U (en) | ||
| JPH01110732U (en) | ||
| JPS59127344U (en) | exciter | |
| JPH021930U (en) | ||
| JPS6210680U (en) | ||
| JPS61149414U (en) | ||
| JPS5881596U (en) | alarm signal generator | |
| JPS61171381U (en) | ||
| JPS63187487U (en) | ||
| JPS6226996U (en) |