JPS6164730U - - Google Patents
Info
- Publication number
- JPS6164730U JPS6164730U JP14982684U JP14982684U JPS6164730U JP S6164730 U JPS6164730 U JP S6164730U JP 14982684 U JP14982684 U JP 14982684U JP 14982684 U JP14982684 U JP 14982684U JP S6164730 U JPS6164730 U JP S6164730U
- Authority
- JP
- Japan
- Prior art keywords
- modulated
- utility
- signal
- scope
- delay circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
Landscapes
- Networks Using Active Elements (AREA)
Description
第１図は本考案に係る遅延回路の実施例を示す
ブロツク図、第２図は従来の遅延回路を示すブロ
ツク図である。
１…遅延素子、２…クロツク信号発生回路、３
…クロツク信号変調用発振回路、４…増幅器、５
…フイルタ。
FIG. 1 is a block diagram showing an embodiment of a delay circuit according to the present invention, and FIG. 2 is a block diagram showing a conventional delay circuit. 1... Delay element, 2... Clock signal generation circuit, 3
...Clock signal modulation oscillation circuit, 4...Amplifier, 5
...filter.
Claims (1)
上でランダムに変化する信号により周波数変調を
かけるようにしたことを特徴とする遅延回路。 A delay circuit characterized in that a clock frequency supplied to a delay element is frequency-modulated by a signal that changes randomly on a time axis.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14982684U JPS6164730U (en) | 1984-10-03 | 1984-10-03 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14982684U JPS6164730U (en) | 1984-10-03 | 1984-10-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6164730U true JPS6164730U (en) | 1986-05-02 |
Family
ID=30707994
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14982684U Pending JPS6164730U (en) | 1984-10-03 | 1984-10-03 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6164730U (en) |
-
1984
- 1984-10-03 JP JP14982684U patent/JPS6164730U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6164730U (en) | ||
| JPS6157691U (en) | ||
| JPS63113309U (en) | ||
| JPS62164433U (en) | ||
| JPS60145735U (en) | composite crystal oscillator | |
| JPS6114534U (en) | timer circuit | |
| JPS61174227U (en) | ||
| JPS59152481U (en) | Clock with variable frequency oscillator | |
| JPS61134111U (en) | ||
| JPH0243031U (en) | ||
| JPS60143499U (en) | signal converter | |
| JPH0249224U (en) | ||
| JPH0328832U (en) | ||
| JPS6213016U (en) | ||
| JPS6323818U (en) | ||
| JPS60143500U (en) | signal converter | |
| JPS6275646U (en) | ||
| JPS61197778U (en) | ||
| JPS5988738U (en) | Microcomputer clock signal generation circuit | |
| JPS6312910U (en) | ||
| JPH02134745U (en) | ||
| JPS6085440U (en) | Digital temperature compensated piezoelectric oscillator | |
| JPS6361808U (en) | ||
| JPS6152291U (en) | ||
| JPH02111976U (en) |