JPS6416974A - Test data generating method - Google Patents
Test data generating methodInfo
- Publication number
- JPS6416974A JPS6416974A JP62172333A JP17233387A JPS6416974A JP S6416974 A JPS6416974 A JP S6416974A JP 62172333 A JP62172333 A JP 62172333A JP 17233387 A JP17233387 A JP 17233387A JP S6416974 A JPS6416974 A JP S6416974A
- Authority
- JP
- Japan
- Prior art keywords
- expression
- circuit
- fault
- logical
- logic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
PURPOSE:To improve the efficiency and performance of the automatic generation of test data by setting logical expressions of a normal circuit and a circuit assumed to be faulty respectively and converting them to the forms of the sums of the minimum AND. CONSTITUTION:For example, the logic table of the logic circuit to be tested which is supplied from a design data file 11 is retrieved to generate the logical expression 51 of the normal circuit. Then a fault table is generated according to a data file 11 as to input/output terminals of respective logic elements constituting the logic circuit to be tested, and one assumed fault is selected in this fault table to generate the logical expression 52 of the logic circuit with a fixed fault. Those logical expressions 51 and 52 are converted to the forms of the sum of the minimum AND. For example, when the number of input terminals of the logical expression constituting the logic circuit is three, the expression is converted to the form of the sum of three-input AND. Consequently, when there is a common term between the two logical expressions, the terminal is deleted from the expression of the sum of the minimum AND as a term which generates an ineffective pattern. Then when there remaining terms, test patterns are generated for the respective terms.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62172333A JPS6416974A (en) | 1987-07-10 | 1987-07-10 | Test data generating method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62172333A JPS6416974A (en) | 1987-07-10 | 1987-07-10 | Test data generating method |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6416974A true JPS6416974A (en) | 1989-01-20 |
Family
ID=15939956
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62172333A Pending JPS6416974A (en) | 1987-07-10 | 1987-07-10 | Test data generating method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6416974A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006126027A (en) * | 2004-10-29 | 2006-05-18 | System Jd:Kk | Extraction method |
-
1987
- 1987-07-10 JP JP62172333A patent/JPS6416974A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006126027A (en) * | 2004-10-29 | 2006-05-18 | System Jd:Kk | Extraction method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW357488B (en) | Glitch-free clock enable circuit and method for providing a glitch-free clock signal | |
KR900004252B1 (en) | Semiconductor integrated circuit | |
KR870007460A (en) | Carry foresight adder and carry transmission method | |
EP0055365A3 (en) | Topology generation process for automated circuit design | |
KR890007126A (en) | Programmable Input / Output Circuitry | |
JPS6117022B2 (en) | ||
JPS6416974A (en) | Test data generating method | |
KR890013767A (en) | biCMOS interface circuit | |
JPS5419151A (en) | Multishunt constant voltage device | |
ES8103864A1 (en) | Device for artificial reverberation | |
JPS6480884A (en) | Scan path constituting method | |
JPS6426175A (en) | Test data preparing system for logic integrated circuit | |
JPS6459088A (en) | Testing device | |
JPS6429782A (en) | Circuit diagnostic system | |
JPS57194650A (en) | Backup system of terminal equipment | |
JPS5384437A (en) | Control system for test pattern generation | |
BASHKIROV | Possibilities of synthesizing circuits from modules for the engineering and logic design of digital devices | |
JPS57188130A (en) | Superconduction periodic timing signal generating circuit | |
JPS59178374A (en) | Circuit for testing integrated circuit | |
JPS5595153A (en) | Diagnostic unit of logic circuit | |
SARRIS | Dynamic fault test generation and evaluation for combinational and asynchronous sequential circuits[Ph. D. Thesis] | |
JINKS et al. | Automated generation of microcontrollers(Interim Technical Report) | |
Kwankam et al. | Asynchronous finite state machines: simulations with imposed processing constraints | |
JPS5566037A (en) | Test unit | |
JPS56124956A (en) | Double information processing equipment |