JPS6326571B2 - - Google Patents
Info
- Publication number
- JPS6326571B2 JPS6326571B2 JP10594380A JP10594380A JPS6326571B2 JP S6326571 B2 JPS6326571 B2 JP S6326571B2 JP 10594380 A JP10594380 A JP 10594380A JP 10594380 A JP10594380 A JP 10594380A JP S6326571 B2 JPS6326571 B2 JP S6326571B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frequency
- intermediate frequency
- signals
- local oscillators
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000010355 oscillation Effects 0.000 claims description 11
- 238000006243 chemical reaction Methods 0.000 claims description 9
- 239000000284 extract Substances 0.000 claims description 2
- 230000003321 amplification Effects 0.000 claims 1
- 238000003199 nucleic acid amplification method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Superheterodyne Receivers (AREA)
Description
【発明の詳細な説明】 本発明は周波数変換増幅回路に関する。[Detailed description of the invention] The present invention relates to a frequency conversion amplifier circuit.
従来、FM受信機あるいはAM受信機等に用い
られる周波数変換増幅回路においては、中間周波
数の安定化を図るために閉ループ制御方式を用い
ているものがある。 Conventionally, some frequency conversion amplifier circuits used in FM receivers, AM receivers, etc. use a closed-loop control method in order to stabilize intermediate frequencies.
第１図はかような制御方式による周波数変換増
幅回路の一従来例である。 FIG. 1 shows a conventional example of a frequency conversion amplifier circuit using such a control system.
図中、１１及び１０は、入力端子Ａからの入力
信号Ｉの周波数fiより中間周波数fIFだけ高い周波
数fj＝fi＋fIF、及び中間周波数fIFだけ低い周波数
fK＝fi−fIFで、夫々発振する局部発振器、１及び
２は、入力信号Ｉ（周波数fi）と、局部発振器１
１の出力信号Ｊ（周波数fj）及び局部発振器１０
の出力信号Ｋ（周波数fK）を夫々乗算して差の周
波数fj−fi＝fIFを有する信号Ｌ及び差の周波数fi
−fK＝fIFを有する信号Ｍを夫々出力する乗算器、
３及び４はバンドパスフイルタ、５及び６は中間
周波増幅器、７は中間周波増幅器５及び６の夫々
の出力信号を乗算する乗算器、８はローパスフイ
ルタ、９は低周波増幅器を夫々示す。なお、低周
波増幅器９の出力信号は局部発振器１１及び１０
に印加され、その発振周波数fj及びfKを制御する
ようになつている。 In the figure, 11 and 10 are frequencies fj = fi + f IF higher than the frequency fi of the input signal I from input terminal A by the intermediate frequency f IF , and frequencies lower by the intermediate frequency f IF .
f K = fi - f IF , local oscillators 1 and 2 oscillate respectively, input signal I (frequency fi) and local oscillator 1
1 output signal J (frequency fj) and local oscillator 10
are multiplied by the output signal K (frequency f K ) of the signal L with the difference frequency fj−fi=f IF and the difference frequency fi
-multipliers each outputting a signal M with f K =f IF ;
3 and 4 are band pass filters, 5 and 6 are intermediate frequency amplifiers, 7 is a multiplier for multiplying the respective output signals of intermediate frequency amplifiers 5 and 6, 8 is a low pass filter, and 9 is a low frequency amplifier, respectively. Note that the output signal of the low frequency amplifier 9 is transmitted to the local oscillators 11 and 10.
is applied to control the oscillation frequencies fj and fK .
以上の構成をもつ増幅回路は、FM受信用ある
いはAM受信用の周波数変換器兼復調器として用
いることができる。すなわち、入力端子ＡにFM
高周波信号を印加した場合は端子ＤよりFM復調
信号を得ることができ、AM高周波信号を印加し
た場合は端子Ｂ及び端子Ｃの出力信号を移相して
乗算すればAM復調信号を得ることができるので
ある。 The amplifier circuit having the above configuration can be used as a frequency converter and demodulator for FM reception or AM reception. In other words, FM is connected to input terminal A.
When a high frequency signal is applied, an FM demodulated signal can be obtained from terminal D, and when an AM high frequency signal is applied, an AM demodulated signal can be obtained by phase shifting and multiplying the output signals of terminals B and C. It can be done.
この増幅回路では、１信号入力の場合には局部
発振器１１及び１０の発振周波数fj及びfkの中間
の周波数fiのみが受信可能な周波数となり、これ
以外の周波数を有する信号は増幅されない。しか
し、複数信号が同時に入力されると、不都合が生
じてくる。すなわち、入力端子Ａに、信号Ｉ（周
波数fi）のほかに、例えば周波数fu＝fj＋（fj−
fK）／２を有する信号Ｕが印加された（第２図参
照）とすると、この信号Ｕは局部発振器１１の出
力信号Ｊと乗算器Ｉにおいて乗算されることによ
り、周波数fu−fj＝（fj−fK）／２＝fIFの信号に変
換されるから丁度バンドパスフイルタ３を通過し
てしまい、信号Ｉの成分中にこの信号Ｕの成分が
混入した形となつて強度の妨害を惹し起こしてし
まうのである。これはスプリアス妨害と呼ばれる
もので、この例とは逆に、局部発振器１０の出力
信号Ｋの周波数fKより低い周波数fu′＝fK−（fj−
fK）／２を有する信号U′が信号Ｉと同時に入力さ
れた場合（第２図参照）にも同様な妨害が起こ
り、受信性能を大きく劣化させる要因となつてい
た。 In this amplifier circuit, when one signal is input, only the frequency fi intermediate between the oscillation frequencies fj and fk of the local oscillators 11 and 10 is a receivable frequency, and signals having other frequencies are not amplified. However, problems arise when multiple signals are input simultaneously. That is, in addition to the signal I (frequency fi), the input terminal A receives, for example, the frequency fu=fj+(fj−
f K )/2 is applied (see FIG. 2), this signal U is multiplied by the output signal J of the local oscillator 11 in the multiplier I, so that the frequency fu−fj=( fj − f K )/2=f Since it is converted into a signal of IF , it passes through the bandpass filter 3, and the component of this signal U is mixed into the component of signal I, causing a strong interference. It provokes it and wakes it up. This is called spurious interference, and contrary to this example, the frequency fu' = f K - (fj -
Similar interference occurs when signal U' having f K )/2 is input at the same time as signal I (see FIG. 2), causing a significant deterioration in reception performance.
本発明は上述の従来欠点を解消した、２信号ス
プリアス特性の優れた周波数変換増幅回路を提供
することを目的とする。 SUMMARY OF THE INVENTION An object of the present invention is to provide a frequency conversion amplifier circuit with excellent two-signal spurious characteristics, which eliminates the above-mentioned conventional drawbacks.
本発明の原理は、一方の中間周波増幅器がスプ
リアス妨害を受けている場合、他方の中間周波増
幅器には中間周波数fIFの３倍の周波数３fIFを有
する信号が入力されている（第２図参照）ことに
着目して、その信号を検波して電圧信号に変換
し、これを局部発振器に印加してその発振周波数
を変化させ、中間周波数fIFをスプリアス妨害信
号の影響を受けない周波数に自動的に設定する、
というものである。 The principle of the present invention is that when one intermediate frequency amplifier is receiving spurious interference, a signal having a frequency 3f IF, which is three times the intermediate frequency f IF , is input to the other intermediate frequency amplifier (see Fig. 2). ), detect the signal, convert it to a voltage signal, apply it to the local oscillator to change its oscillation frequency, and change the intermediate frequency f IF to a frequency that is not affected by spurious interference signals. set automatically,
That is what it is.
以下本発明の一実施例につき第３図に基づいて
説明する。 An embodiment of the present invention will be described below with reference to FIG.
図中、１〜１１の符号を付した処は、前記従来
例の各構成要素と同一であり、その説明は省略す
る。１３は乗算器１の出力信号Ｌから、１２は乗
算器２の出力信号Ｍから、夫々中間周波数fIFの
３倍の周波数成分を有する信号Ｎ及びＯを抽出す
るバンドパスフイルタ、１５及び１４は信号Ｎ及
びＯを夫々増幅する増幅器、１７及び１６は増幅
された信号Ｎ及びＯを夫々検波して電圧信号Ｐ及
びＱを出力する検波器、２１及び２０は周知の検
波回路と電圧比較回路より構成され、中間周波増
幅器５及び６の夫々の出力信号に中間周波信号又
はスプリアス妨害信号が存在するか否かを検知す
る検知器１９は検知器２０の、１８は検知器２１
の夫々制御を受けていて前記中間周波信号又はス
プリアス妨害信号の存在するときに限りオンとな
つて電圧信号Ｐ及びＱを夫々通過させるスイツ
チ、２２はスイツチ１９あるいは１８の出力信号
を加算して電圧信号Ｒを出力する加算器、２３は
電圧信号Ｒを増幅して局部発振器１１に印加し、
発振周波数fjを変化させる非反転増幅器、２４は
電圧信号Ｒを反転増幅して局部発振器１０に印加
し、発振周波数fKを上記非反転増幅器２３とは逆
方向に変化させる反転増幅器を夫々示す。なお、
電圧信号Ｒはバンドパスフイルタ３，４，１２，
１３にも直接印加されるようになつていて、各フ
イルタの通過周波数を、非反転増幅器２３及び反
転増幅器２４の働きによつて変化した信号Ｌ及び
Ｍの中間周波数fIFに合致させるよう、高低に制
御するような構成としてある。 In the figure, the parts numbered 1 to 11 are the same as each component of the conventional example, and the explanation thereof will be omitted. 13 is a bandpass filter that extracts signals N and O having a frequency component three times the intermediate frequency f IF from the output signal L of the multiplier 1 and 12 from the output signal M of the multiplier 2, respectively; Amplifiers 17 and 16 amplify the signals N and O, respectively, detectors 17 and 16 detect the amplified signals N and O, respectively, and output voltage signals P and Q. 21 and 20 are constructed from well-known detection circuits and voltage comparison circuits. Detector 19 detects whether an intermediate frequency signal or a spurious interference signal is present in the output signals of intermediate frequency amplifiers 5 and 6, and 18 corresponds to detector 21.
A switch 22 is controlled by each of the switches 19 and 18 and turns on only when the intermediate frequency signal or spurious interference signal is present to pass the voltage signals P and Q, respectively. An adder 23 outputting a signal R amplifies the voltage signal R and applies it to the local oscillator 11;
A non-inverting amplifier 24 that changes the oscillation frequency fj is an inverting amplifier that inverts and amplifies the voltage signal R and applies it to the local oscillator 10, and changes the oscillation frequency fK in the opposite direction to the non-inverting amplifier 23. In addition,
The voltage signal R is passed through bandpass filters 3, 4, 12,
13, and the height is adjusted so that the passing frequency of each filter matches the intermediate frequency fIF of the signals L and M changed by the functions of the non-inverting amplifier 23 and the inverting amplifier 24. The configuration is such that it can be controlled.
上述の構成において、いま周波数fu＝fj＋（fj−
fK）／２を有する信号Ｕが入力端子Ａに信号Ｉ
（周波数fi）と共に入力されたとすると、乗算器
１の出力信号Ｌ中には周波数fj−fi＝fIFの信号Ｉ
に係る信号と、周波数fu−fj＝fIFの（妨害）信号
Ｕに係る信号とが存在している。従つて検知器２
１は前者の信号と同時に後者の信号の存在を検知
してスイツチ１８をオンにする。 In the above configuration, now the frequency fu=fj+(fj−
A signal U with f K )/2 is applied to an input terminal A as a signal I
(frequency fi), the output signal L of multiplier 1 contains a signal I with frequency fj−fi=f IF .
and a signal related to the (interference) signal U of frequency fu−fj= fIF . Therefore, detector 2
1 detects the presence of the latter signal at the same time as the former signal and turns on the switch 18.
一方、乗算器２の出力信号Ｍ中には周波数fi−
fK＝fIFの信号Ｉに係る信号と、周波数fu−fK＝
3fIFの（妨害）信号Ｕに係る信号とが存在するこ
とになる（第２図参照）から、後者の信号はバン
ドパスフイルタ１２を通過でき、増幅器１４、検
波器１６を通つて電圧信号Ｑとなる。ここでスイ
ツチ１８は上述のようにオン状態となつているか
ら電圧信号Ｑは加算器２２に印加されて電圧信号
Ｒとなる。続いて電圧信号Ｒは非反転増幅器２３
を介して局部発振器１１の発振周波数fjを高く
（あるいは低く）し、反転増幅器２４を介して局
部発振器１０の発振周波数fKを低く（あるいは高
く）して中間周波数fIFを高く（あるいは低く）
するように作用すると共にバンドパスフイルタ
３，４，１２，１３の通過周波数も中間周波数
fIFに合せて高く（あるいは低く）するように働
く。 On the other hand, the output signal M of the multiplier 2 has a frequency fi−
f K = f Signal related to signal I of IF and frequency fu−f K =
Since there is a signal related to the 3f IF (interference) signal U (see Figure 2), the latter signal can pass through the bandpass filter 12, and then passes through the amplifier 14 and detector 16 to form the voltage signal Q. becomes. Here, since the switch 18 is in the on state as described above, the voltage signal Q is applied to the adder 22 and becomes the voltage signal R. Subsequently, the voltage signal R is applied to a non-inverting amplifier 23.
The oscillation frequency fj of the local oscillator 11 is increased (or lowered) via the inverting amplifier 24, and the oscillation frequency fK of the local oscillator 10 is lowered (or increased) via the inverting amplifier 24, thereby increasing (or lowering) the intermediate frequency fIF .
The passing frequency of the bandpass filters 3, 4, 12, and 13 is also the intermediate frequency.
f Works to raise (or lower) according to the IF .
上述とは逆に、周波数fu′＝fK−（fj−fK）／２
を有する信号U′が入力端子Ａに信号Ｉ（周波数fi）
と共に入力された場合には、スイツチ１９がオン
となつて電圧信号Ｑと同様な電圧信号Ｐが加算器
２２に印加され、電圧信号Ｒが出力されて爾後は
上述と同様の動作となる。 Contrary to the above, frequency fu′=f K − (fj − f K )/2
A signal U′ with a signal I (frequency fi) is applied to input terminal A
If both are input, the switch 19 is turned on, a voltage signal P similar to the voltage signal Q is applied to the adder 22, a voltage signal R is outputted, and the operation is the same as described above.
すなわち、かような構成を有する周波数変換増
幅回路は、スプリアス妨害を受けると、自動的に
その中間周波数を変更して妨害のない周波数に設
定するように動作するのである。 That is, when a frequency conversion amplifier circuit having such a configuration receives spurious interference, it automatically changes its intermediate frequency to set it to a frequency free from interference.
尚、入力端子Ａに信号Ｉのみが入力された時は
電圧信号Ｐ、Ｑが発生しないため、スイツチ１
８，１９がオンになつてもＲの出力により、発振
周波数fj、fK及びバンドパスフイルタ３，４，１
２，１３の中心周波数は変化しない。 Note that when only signal I is input to input terminal A, voltage signals P and Q are not generated, so switch 1
Even if 8 and 19 are turned on, the oscillation frequencies fj and fK and the bandpass filters 3, 4, and 1 are maintained by the output of R.
The center frequencies of 2 and 13 do not change.
以上詳細に述べたように、本発明に係る周波数
変換増幅回路によれば、スプリアス妨害の完全除
去を図ることができ、従来のスーパーヘテロダイ
ン方式の一大欠点であつたイメージ妨害をなくす
ことができるという優れた効果を得ることができ
る。 As described in detail above, according to the frequency conversion amplifier circuit according to the present invention, it is possible to completely eliminate spurious interference, and it is possible to eliminate image interference, which was a major drawback of the conventional superheterodyne method. This excellent effect can be obtained.
第１図は周波数変換増幅回路の一従来例を示す
回路ブロツク図、第２図はスプリアス妨害を説明
するための周波数スペクトル図、第３図は本発明
に係る周波数変換増幅回路の一実施例を示す回路
ブロツク図である。
１，２，７……乗算器、３，４，１２，１３…
…バンドパスフイルタ、５，６……中間周波増幅
器、８……ローパスフイルタ、９……低周波増幅
器、１０，１１……局部発振器、１４，１５……
増幅器、１６，１７……検波器、１８，１９……
スイツチ、２０，２１……検知器、２２……加算
器、２３……非反転増幅器、２４……反転増幅
器、Ａ……入力端子。
FIG. 1 is a circuit block diagram showing a conventional example of a frequency conversion amplifier circuit, FIG. 2 is a frequency spectrum diagram for explaining spurious interference, and FIG. 3 is an example of a frequency conversion amplifier circuit according to the present invention. FIG. 1, 2, 7...multiplier, 3, 4, 12, 13...
... Band pass filter, 5, 6 ... Intermediate frequency amplifier, 8 ... Low pass filter, 9 ... Low frequency amplifier, 10, 11 ... Local oscillator, 14, 15 ...
Amplifier, 16, 17...Detector, 18, 19...
Switch, 20, 21...Detector, 22...Adder, 23...Non-inverting amplifier, 24...Inverting amplifier, A...Input terminal.
Claims (1)
を前記入力信号の周波数より中間周波数だけ高
く、及び低くとつた２つの局部発振器と、前記２
分割した入力信号に前記２つの局部発振器の出力
信号を夫々乗ずる２つの乗算器とを有し、前記２
つの乗算器の出力信号をフイルタに通すことによ
り夫々等しい中間周波数を有する第１及び第２の
中間周波信号をとり出して増幅する、上側ヘテロ
ダイン構成の増幅手段及び下側ヘテロダイン構成
の増幅手段と、前記２つの局部発振器の夫々の発
振周波数の差を常に中間周波数の２倍に保つ手段
と、前記２つの乗算器の夫々の出力信号をフイル
タに通すことにより中間周波数の３倍の周波数を
有する第１及び第２の３倍周波信号をとり出す手
段と、前記第１の中間周波信号にスプリアス妨害
信号が混入した場合には前記第２の３倍周波信号
に従つた信号を、逆に前記第２の中間周波信号に
スプリアス妨害信号が混入した場合には前記第１
の３倍周波信号に従つた信号を、前記２つの局部
発振器及び２つの増幅手段中のフイルタに印加し
て中間周波数を少しずらすと共にその周波数に保
持させる手段とから成ることを特徴とする周波数
変換増幅回路。1 means for dividing an input signal into two; two local oscillators whose oscillation frequencies are higher and lower than the frequency of the input signal by an intermediate frequency;
two multipliers that multiply the divided input signals by the output signals of the two local oscillators, respectively;
Amplifying means having an upper heterodyne configuration and amplifying means having a lower heterodyne configuration, which extract and amplify first and second intermediate frequency signals having the same intermediate frequency by passing the output signals of the two multipliers through a filter; means for always maintaining the difference between the respective oscillation frequencies of the two local oscillators at twice the intermediate frequency; and a means for maintaining the difference between the oscillation frequencies of the two local oscillators at twice the intermediate frequency; means for extracting first and second triple frequency signals, and means for extracting a signal according to the second triple frequency signal when a spurious interference signal is mixed in the first intermediate frequency signal; If a spurious interference signal is mixed into the intermediate frequency signal of the second intermediate frequency signal, the first
A frequency conversion characterized by comprising means for applying a signal according to a triple frequency signal to the filters in the two local oscillators and the two amplifying means to slightly shift the intermediate frequency and hold it at that frequency. Amplification circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10594380A JPS5731236A (en) | 1980-08-01 | 1980-08-01 | Frequency converting and amplifying circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10594380A JPS5731236A (en) | 1980-08-01 | 1980-08-01 | Frequency converting and amplifying circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5731236A JPS5731236A (en) | 1982-02-19 |
| JPS6326571B2 true JPS6326571B2 (en) | 1988-05-30 |
Family
ID=14420922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10594380A Granted JPS5731236A (en) | 1980-08-01 | 1980-08-01 | Frequency converting and amplifying circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5731236A (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101170984B1 (en) | 2008-05-05 | 2012-08-07 | 다우 글로벌 테크놀로지스 엘엘씨 | Method of constructing a photovoltaic device assembly on a structure |
| WO2012082613A2 (en) | 2010-12-17 | 2012-06-21 | Dow Global Technologies Llc | Improved photovoltaic device |
-
1980
- 1980-08-01 JP JP10594380A patent/JPS5731236A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5731236A (en) | 1982-02-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4903331A (en) | Quadrature detection receiver with separate amplitude and phase control | |
| US3971988A (en) | AM/FM receiver using spectral parameter estimators | |
| JPS6326571B2 (en) | ||
| US3017505A (en) | Receiving apparatus for radio frequency signals | |
| US4249038A (en) | Stereo decoder with 19KHz-pilot suppression and improved oscillator phase locking | |
| JPS61169030A (en) | Reception circuit | |
| JPS6322739B2 (en) | ||
| JP3076947B2 (en) | Mixer circuit | |
| JPS58137309A (en) | Fm demodulator | |
| JPS6214762Y2 (en) | ||
| RU2014734C1 (en) | Superheterodyne receiver | |
| JPH0514427A (en) | Optical heterodyne fsk dual filter detector | |
| JPS54157018A (en) | Fm receiver | |
| JPH0374537B2 (en) | ||
| JPH0346418A (en) | Squelch detection circuit | |
| SU1175035A1 (en) | Device for compensating narrow-band interference | |
| JPH0481899B2 (en) | ||
| JPS6246348Y2 (en) | ||
| JPH0421375B2 (en) | ||
| JPS5924208Y2 (en) | Interfering signal detection circuit in FM stereo receiver | |
| JPS59163906A (en) | Automatic gain control circuit | |
| JPH0773225B2 (en) | Anti-fading medium wave receiver | |
| JPS60132425A (en) | Detecting circuit of disturbing wave of receiver | |
| JPS6046887B2 (en) | AGC circuit | |
| GB2080061A (en) | Amplifier circuit arrangement suitable for use in phase lock loop |