JPS6275597U - - Google Patents
Info
- Publication number
- JPS6275597U JPS6275597U JP16377685U JP16377685U JPS6275597U JP S6275597 U JPS6275597 U JP S6275597U JP 16377685 U JP16377685 U JP 16377685U JP 16377685 U JP16377685 U JP 16377685U JP S6275597 U JPS6275597 U JP S6275597U
- Authority
- JP
- Japan
- Prior art keywords
- alarm
- output
- circuit
- input
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Alarm Systems (AREA)
Description
第１図は本考案の実施例回路図。第２図は本考
案実施例動作タイミングチヤート。第３図は従来
例回路図。
１……Ｄ型フリツプフロツプ、２……アンドゲ
ート、３……オアゲート、４……分周器、５……
発振器。
FIG. 1 is a circuit diagram of an embodiment of the present invention. FIG. 2 is an operational timing chart of an embodiment of the present invention. FIG. 3 is a conventional circuit diagram. 1... D-type flip-flop, 2... AND gate, 3... OR gate, 4... Frequency divider, 5...
oscillator.
Claims (1)
て、 警報入力がその入力端子に入力されるフリツプ
フロツプ１と、 前記警報入力と前記フリツプフロツプの反転出
力との論理積をとるアンド回路２と、 発振器５と、 前記アンド回路の出力をリセツト端子に入力し
、前記発振器の出力をクロツク入力端子に入力し
、その出力を前記フリツプフロツプのクロツクに
与える分周器４と、 前記フリツプフロツプの出力と前記警報入力と
の論理和をとり警報出力とするオア回路３とを備
えたことを特徴とする警報回路。[Claims for Utility Model Registration] In an alarm release circuit that outputs an alarm from a communication device to the outside, a flip-flop 1 to which an alarm input is inputted to its input terminal, and the logical product of the alarm input and the inverted output of the flip-flop are calculated. an AND circuit 2; an oscillator 5; a frequency divider 4 that inputs the output of the AND circuit to a reset terminal, inputs the output of the oscillator to a clock input terminal, and applies the output to the clock of the flip-flop; An alarm circuit comprising: an OR circuit 3 which takes the logical sum of the output of the above and the alarm input and outputs the result as an alarm output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16377685U JPS6275597U (en) | 1985-10-25 | 1985-10-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16377685U JPS6275597U (en) | 1985-10-25 | 1985-10-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6275597U true JPS6275597U (en) | 1987-05-14 |
Family
ID=31092284
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16377685U Pending JPS6275597U (en) | 1985-10-25 | 1985-10-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6275597U (en) |
-
1985
- 1985-10-25 JP JP16377685U patent/JPS6275597U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6275597U (en) | ||
| JPS6275598U (en) | ||
| JPH0223124U (en) | ||
| JPS6244545U (en) | ||
| JPS62154540U (en) | ||
| JPH0264235U (en) | ||
| JPS59152481U (en) | Clock with variable frequency oscillator | |
| JPH0163224U (en) | ||
| JPS6355631U (en) | ||
| JPS61134111U (en) | ||
| JPS61187123U (en) | ||
| JPS62162671U (en) | ||
| JPS5897576U (en) | Alarm clock that can set the time in 3 or 4 different ways | |
| JPH0320543U (en) | ||
| JPS6275646U (en) | ||
| JPS6422950U (en) | ||
| JPS643329U (en) | ||
| JPH0322432U (en) | ||
| JPH0264223U (en) | ||
| JPS6239300U (en) | ||
| JPH0293840U (en) | ||
| JPS62159027U (en) | ||
| JPS6433670U (en) | ||
| JPS62203523U (en) | ||
| JPS60124136U (en) | Control device |