JPS6273629U - - Google Patents
Info
- Publication number
- JPS6273629U JPS6273629U JP16557385U JP16557385U JPS6273629U JP S6273629 U JPS6273629 U JP S6273629U JP 16557385 U JP16557385 U JP 16557385U JP 16557385 U JP16557385 U JP 16557385U JP S6273629 U JPS6273629 U JP S6273629U
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- input terminal
- operational amplifier
- diode
- diodes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 4
- 238000007689 inspection Methods 0.000 description 1
Landscapes
- Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)
- Manipulation Of Pulses (AREA)
Description
第1図及び第3図は夫々本考案になる演算器の
第11及び第2実施例を示す回路図、第2図及び
第4図は夫々第1図及び第3図図示回路の動作説
明図、第5図は従来の自動検査装置の一例を示す
ブロツク系統図、第6図は第5図図示ブロツク系
統中演算器の一例を示す回路図である。
5……再生出力信号入力端子、6……演算増幅
器、7,8……出力端子、D1〜D4……ダイオ
ード、R1〜R4,R1′〜R4′……抵抗。
1 and 3 are circuit diagrams showing the eleventh and second embodiments of the arithmetic unit according to the present invention, respectively, and FIGS. 2 and 4 are operation explanatory diagrams of the illustrated circuits in FIGS. 1 and 3, respectively. , FIG. 5 is a block system diagram showing an example of a conventional automatic inspection device, and FIG. 6 is a circuit diagram showing an example of an arithmetic unit in the block system shown in FIG. 5... Reproduction output signal input terminal, 6... Operational amplifier, 7, 8... Output terminal, D1 to D4 ... Diode, R1 to R4 , R1 ' to R4 '... Resistor.
Claims (1)
反転入力端子との間に挿入接続された第1のダイ
オードと、該一の入力端子と該演算増幅器の非反
転入力端子との間に該第1のダイオードとは異な
る接続極性で接続された第2のダイオードと、該
第1のダイオードと該演算増幅器の反転入力端子
との接続点に第1の電圧を供給する第1の電圧供
給手段と、該第2のダイオードと該演算増幅器の
非反転入力端子との接続点に該第1の電圧と値の
異なる第2の電圧を供給する第2の電圧供給手段
とよりなり、該一の入力端子の入力電圧が該第1
及び第2の電圧の範囲内にあるときは、該第1及
び第2のダイオードを共にオンとし、該一の入力
端子の入力電圧が該第1及び第2の電圧の範囲外
にあるときは、該第1及び第2のダイオードのう
ちいずれか一方をオフとして、該一の入力端子の
入力電圧が該第1及び第2の電圧の範囲内にある
ときのみ該演算増幅器の出力レベルを反転するよ
う構成してなる演算器。 an operational amplifier, a first diode inserted and connected between one input terminal and an inverting input terminal of the operational amplifier, and a first diode connected between the one input terminal and a non-inverting input terminal of the operational amplifier; a second diode connected with a connection polarity different from that of the first diode, and a first voltage supply means for supplying a first voltage to a connection point between the first diode and the inverting input terminal of the operational amplifier; , second voltage supply means for supplying a second voltage different in value from the first voltage to a connection point between the second diode and the non-inverting input terminal of the operational amplifier, The input voltage of the terminal is
and a second voltage range, both the first and second diodes are turned on, and when the input voltage of the one input terminal is outside the first and second voltage ranges, the first and second diodes are turned on. , one of the first and second diodes is turned off and the output level of the operational amplifier is inverted only when the input voltage of the one input terminal is within the range of the first and second voltages. An arithmetic unit configured to do the following.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16557385U JPS6273629U (en) | 1985-10-28 | 1985-10-28 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16557385U JPS6273629U (en) | 1985-10-28 | 1985-10-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6273629U true JPS6273629U (en) | 1987-05-12 |
Family
ID=31095735
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16557385U Pending JPS6273629U (en) | 1985-10-28 | 1985-10-28 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6273629U (en) |
-
1985
- 1985-10-28 JP JP16557385U patent/JPS6273629U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6273629U (en) | ||
JPS616775U (en) | Current-voltage conversion circuit | |
JPS6421418U (en) | ||
JPS6062198U (en) | Two-wire pulse transmission device | |
JPS63151016U (en) | ||
JPS5826719U (en) | Tape recorder muting circuit | |
JPS628727U (en) | ||
JPS58187772U (en) | Signal output detection circuit | |
JPS60116501U (en) | Control signal switching circuit | |
JPS62163766U (en) | ||
JPS59125736U (en) | signal detection circuit | |
JPS63187443U (en) | ||
JPS61614U (en) | Output voltage limit circuit | |
JPH0164716U (en) | ||
JPS6088625U (en) | Temperature compensated automatic level control circuit | |
JPS6257842U (en) | ||
JPS60624U (en) | electronic load device | |
JPS59149710U (en) | Power off detection circuit | |
JPH0353038U (en) | ||
JPS6126350U (en) | stereo indicator circuit | |
JPS6135468U (en) | clamp circuit | |
JPS60139324U (en) | DC amplifier bias circuit | |
JPS62100800U (en) | ||
JPS63168867U (en) | ||
JPS59160310U (en) | control circuit |