JPS6271344A - Method for setting address of terminal equipment of time division multiplx transmission device - Google Patents
Method for setting address of terminal equipment of time division multiplx transmission deviceInfo
- Publication number
- JPS6271344A JPS6271344A JP60211336A JP21133685A JPS6271344A JP S6271344 A JPS6271344 A JP S6271344A JP 60211336 A JP60211336 A JP 60211336A JP 21133685 A JP21133685 A JP 21133685A JP S6271344 A JPS6271344 A JP S6271344A
- Authority
- JP
- Japan
- Prior art keywords
- address
- signal
- transmission
- terminal device
- setting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Computer And Data Communications (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
【発明の詳細な説明】
［技術分野］
本発明は時分割多重伝送装置の端末器のアドレス設定方
法に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to an address setting method for a terminal device of a time division multiplex transmission apparatus.
（背景Ｉｉ術１
第４図はこの種の時分割多重伝送装置のシステム系統図
を示しており、ａ磯１には専ＭＩ伝送ＩＱ２を介して固
有のアドレスを持つ端末器３が複数接続され、親へ１は
時分割多重信号によって定期的に各端末器３を呼び出し
、親機１は各端末器３を制御監視する。(Background II Technique 1 Figure 4 shows a system diagram of this type of time division multiplex transmission equipment. A plurality of terminal devices 3 having unique addresses are connected to aiso 1 via a dedicated MI transmission IQ 2. , to the parent device 1 periodically calls each terminal device 3 using a time division multiplexed signal, and the parent device 1 controls and monitors each terminal device 3.
ところで従来では各端末器３のアドレス設定はディツプ
スインチ等で施工前に予め行うため施工後は′ｔ−易に
設定アドレスの変更できなかった。つまり施エボｊのア
ドレス設定の煩わしさと、変更の困難さとが従来のこの
種の装置の欠点であった。By the way, in the past, the addresses of each terminal device 3 were set in advance using a dip inch or the like before construction, and therefore the set addresses could not be easily changed after construction. In other words, the drawbacks of this type of conventional device are the troublesome setting of the address of the ejector and the difficulty of changing the address.
［発明の目的１
本発明は上述の欠点に鑑みて為されたもので、その目的
とするところは親機から自動的に遠隔で端末器の７ドレ
スが設定でき、変更も容易にできる時分割多重伝送装置
の端末器のアドレス設定方法を提供するにある。[Objective of the Invention 1 The present invention has been made in view of the above-mentioned drawbacks, and its purpose is to provide a time-sharing system that allows the base unit to automatically and remotely set the 7-dress settings of the terminal device and to easily change the settings. The present invention provides a method for setting an address for a terminal device of a multiplex transmission device.
［発明の開示］
実ｌ遣上
第１図は従来、伝送線２と端末器３．・・・の接続を送
り配線施工で行うのがほとんどであった点に注目して、
送り側に当たる端末器３゜・・・において伝送＃ｉ１２
に直列にスイッチング要素であるスイ／す４１・・・を
夫々挿入した。＠２図は実施例の端末器３のプロンク図
であワ、スイッチ４の手前より伝送線２に接続し、伝送
信号の受信再生及び信号返送を行うとともにモードｔｑ
定、アドレスの判定を行うための伝送信号送受処１′！
！！部５と、伝送信号送受路Ｊ￥！部５で受信再生され
た伝送イシ号に基づいてモードｆｌＩ定、アドレスの判
定、制御信号の出力、監視入力の取り込みを行うととも
に、伝送信号送受処理部５により監視信号を親８！１へ
返送させる制御監視部６と、設定されるアドレスを書き
込む不揮発性ＲＡＭ、磁気反転表示スイッチ、う・／チ
接点等のメモリ要素からなるアドレスメモリ部７と、該
アドレスメモリ部７に設定アドレスを書き込ませるアド
レス設定処理部８とを備えるとともに、上記スイッチ４
を開閉制御するスイッチ駆動部９とを備えており、スイ
ッチ駆動部９はアドレス設定処理部８から出力される伝
送線スイッチ信号Ｓ、と制御監視部６から出力される制
御スイッチ信号Ｓ２との論理和出力により制御され、ア
ドレス設定処理部８は上記論理和出力の反転信号と伝送
信号送受処理部５のアドレス設定モード信号との論理積
出力を設定信号としている。[Disclosure of the Invention] Fig. 1 shows a conventional transmission line 2 and a terminal device 3. Paying attention to the fact that most of the connections were done through feed wiring construction,
Transmission #i12 at the terminal device 3゜... on the sending side
Switching elements 41, . . . are inserted in series with each other. Figure @2 is a prox diagram of the terminal 3 of the embodiment. It is connected to the transmission line 2 from before the switch 4, receives and reproduces the transmission signal, and sends back the signal, and also operates in mode tq.
Transmission signal transmission/reception processing 1′!
! ! Section 5 and the transmission signal transmission/reception path J! Based on the transmission signal received and reproduced by the unit 5, the mode flI is determined, the address is determined, the control signal is output, and the monitoring input is taken in. The transmission signal transmission/reception processing unit 5 returns the monitoring signal to the parent 8!1. an address memory section 7 consisting of memory elements such as a non-volatile RAM, a magnetic reversal display switch, and/or contacts, into which the set address is written; an address setting processing section 8, and the switch 4.
The switch drive unit 9 is equipped with a switch drive unit 9 that controls opening and closing, and the switch drive unit 9 performs logic between the transmission line switch signal S output from the address setting processing unit 8 and the control switch signal S2 output from the control monitoring unit 6. The address setting processing unit 8 is controlled by the sum output, and uses the AND output of the inverted signal of the logical sum output and the address setting mode signal of the transmission signal transmission/reception processing unit 5 as a setting signal.
第３図は本実施例に用いる伝送信号の７オーマツトを示
しており、伝送信号の先頭を示すスタート信号ＳＴと、
制御監視のモード信号ＭＤと、アドレス信号ＡＤと、制
ａｉＩ信号ＣＤと、監視信号を返送させるタイミングを
設定する監視帯信号ＷＤとからなる。FIG. 3 shows 7 formats of the transmission signal used in this embodiment, including a start signal ST indicating the beginning of the transmission signal,
It consists of a control monitoring mode signal MD, an address signal AD, a control aiI signal CD, and a monitoring band signal WD that sets the timing for returning the monitoring signal.
各端末器３ではスイッチ信号を発生するまでは親機１か
らモード信号ＭＤとしてアドレス設定モード信号を持つ
伝送信号が送信されると既設定のアドレスに関係なく伝
送信号送受処理部５からアドレス設定モード信号が出力
してアンドデート１０を介してアドレス設定処理部８に
入力する動作を為し、伝送線スイッチ信号Ｓ１又は制御
スイッチ信号Ｓ２が出ノ；されるとその反転信号により
アンドデート１０の出力をＬ″に設定しアドレス設定モ
ード信号がアドレス設定処理部８に入力するのを停止す
る動作を為す。このアドレス設定モード信号が入力して
いる際にアドレス設定処理部８は伝送信号送受処理部５
で受信されたアドレス信号ＡＤを取り込み該アドレス信
号ＡＤのデータをアドレスメモリ部７に書き込むのであ
る。In each terminal device 3, until a switch signal is generated, when a transmission signal having an address setting mode signal is sent from the base unit 1 as the mode signal MD, the transmission signal transmission/reception processing unit 5 sends the address setting mode regardless of the preset address. When a signal is output and inputted to the address setting processing unit 8 via the AND date 10, and the transmission line switch signal S1 or the control switch signal S2 is output, the inverted signal causes the output of the AND date 10. is set to L'' to stop the address setting mode signal from being input to the address setting processing section 8. While this address setting mode signal is being input, the address setting processing section 8 operates as a transmission signal transmission/reception processing section. 5
The address signal AD received by the address signal AD is taken in and the data of the address signal AD is written into the address memory section 7.
しかして今施工段階にあって、伝送Ｍ２上のスイッチ４
１・・・が総てオフ状態にあり、最も親機１に近い端末
器３１が伝送線２に接続されている状態になっていると
し、親機１からアドレス設定モード信号と当該端末器３
．に設定すべきアドレスのアドレス信号ＡＤとを含む伝
送信号を伝送すると、この伝送信号を受信した端末器３
１では伝送（ｇ号送受処理部５からアドレス設定モード
信号をアドレス設定処理ｆＰ５１に入力させるとともに
、アドレス信号ＡＤを入力させ、アドレスデータをアド
レスメモリ＄７に書き込ませる。この筈き込みが終了す
ると、アドレス設定処理部１から伝送線スイッチングＳ
、がオアデート１１を介して出力し、この伝送線スイッ
チ信号Ｓ１によりスイッチ駆動部を駆動し、スイッチ４
１をオンして伝送線２を次段の端末器３２に接続する。However, currently in the construction stage, switch 4 on transmission M2
1... are all in the off state, and the terminal device 31 closest to the base device 1 is connected to the transmission line 2, and the address setting mode signal and the terminal device 3 from the base device 1 are
．． When the transmission signal containing the address signal AD of the address to be set is transmitted, the terminal device 3 receiving this transmission signal
1, the transmission (address setting mode signal from the g-transmission/reception processing section 5 is inputted to the address setting processing fP51, and the address signal AD is inputted to write the address data into the address memory $7. When this supposed writing is completed, , address setting processing section 1 to transmission line switching S
, is output via the OR date 11, and this transmission line switch signal S1 drives the switch driver, and the switch 4
1 to connect the transmission line 2 to the next stage terminal device 32.
同時に制御監視部６により伝送信号送受処理￥１５を介
して書き込み終了の返送信号を親機１へ送る。親８！１
は返送信号の受信で書き込み終了を判断し、次段の端末
器３２のアドレス信号Ａ Ｄをアドレス設定モード信号
とともに伝送し、上述の端末器３１のアドレス設定と同
様に端末器３２でアビレス設定を行わせる。 このよう
にして順次、スイッチ４１・・・をオンするとともに端
末器３１・・・のアドレスを設定してことができ、総て
の端末器３１・・・のアドレス設定が親８！１からの遠
隔操作で行えるのである。At the same time, the control monitoring unit 6 sends a return signal indicating completion of writing to the base unit 1 via the transmission signal transmission/reception process ¥15. Parent 8!1
determines the completion of writing by receiving the return signal, transmits the address signal AD of the next terminal device 32 together with the address setting mode signal, and performs the Aviles setting on the terminal device 32 in the same way as the address setting of the terminal device 31 described above. Let it happen. In this way, the switches 41... can be turned on one after another and the addresses of the terminals 31... can be set, and the address settings of all the terminals 31... can be changed from the parent 8!1. This can be done remotely.
このようにして初期状態において各端末器３゜・・・の
アドレスを設定すると、通常の監視制御モードに移り、
第２図に示した７オーマツトの伝送信号をサイクリック
に順次送信して各端末器３．・・・をアクセスし、端末
器３、・・・の制御、監視を行うのである。After setting the address of each terminal 3° in this way in the initial state, the mode shifts to normal monitoring control mode.
The 7-ohm transmission signal shown in FIG. 2 is cyclically and sequentially transmitted to each terminal 3. ... to control and monitor the terminal devices 3, ....
次にアドレス設定後においで端末器３１・・・のアドレ
スを設定変更する場合に、本実施例では制御イざ号ＣＤ
の制御ビットの内の１ビツトをスイッチ４Ｉ・・・の開
閉用に割り当てることでアドレス設定モード信号を受付
は可能としである。Next, when changing the setting of the address of the terminal device 31 after setting the address, in this embodiment, the control
The address setting mode signal can be accepted by allocating one bit of the control bits for opening/closing the switches 4I.
つまり親Ｗ１１側である端末器３１・・・のアドレスを
変更したい場合にはまず上記制御ビットを立て各端末器
３１・・・に属するスイッチ４１・・・を順次開成させ
てアドレス設定以前の状態に戻し、アドレス設定モード
信号を受付可能とするのである。In other words, if you want to change the address of the terminal device 31... which is the parent W11 side, first set the above control bit and sequentially open the switches 41... belonging to each terminal device 31... to the state before address setting. , and the address setting mode signal can be accepted.
又各スイッチ４１・・・を利用しａ機１側で順次端末５
３１・・・を伝送線２から切断或いは接続して行くこと
ができるから、＋Ａ常発生時点のスイッチ４、・・・の
投入箇所から伝送線２の短絡、開放、端末器３．・・・
の故障等の位置が判定できシステム全体がダウンすのを
防ぐことができる。Also, using each switch 41..., the terminal 5 is sequentially
31... can be disconnected or connected from the transmission line 2, so the transmission line 2 can be short-circuited or opened, and the terminal equipment 3. ...
It is possible to determine the location of a failure, etc., and prevent the entire system from going down.
尚上記スイッチング要素の利用はアドレス設定以外に、
例えば端末器３．・・・の種類を決める機能設定等にも
利用できる。In addition to address settings, the above switching elements can also be used for
For example, terminal device 3. It can also be used for function settings that determine the type of...
［発明の効果１
本発明は上述のように各端末器に次段へ送る伝送線に直
列に挿入したスイッチング要素と、設定アドレスを書き
替え自在に書き込むアドレスメモリ部と、アドレスメモ
リ部に対して設定アドレスを書き込ませるアドレス設定
処理部と、上記スイッチング要素の開閉を行うスイッチ
駆動部とを設け、スイッチング要素を開成した状態で親
機からのアドレス設定モード信号の受信時に伝送信号の
アドレス信号を当該端末器の設定アドレスとしてアドレ
スメモリ部に書き込ませるとともにスイッチング要素を
閉成させて次段の端末器の伝送信号の受信を可能とし、
且つ当該端末器におけるアドレス設定信号の受付けを停
止するので、端末器のアドレスの設定を親機から遠隔操
作により行なえ、施工時に一々個々の端末器においてス
イッチ操作等によりアドレスを設定する必要がないから
アドレス設定が容易となり、しかも伝送線にスイッチン
グ要素を挿入しであるからスイッチング叉素の閉成時に
おいて伝送不良等が生じた場合に伝送線、端末器異常等
の泣所がｒ８Ａ成したスイン壬ング要素の泣所で判別で
きシステム全体ンも防ぐことが可能であるという効果が
ある。[Effects of the Invention 1] As described above, the present invention includes a switching element inserted in series in the transmission line that sends each terminal to the next stage, an address memory section in which a setting address is written in a rewritable manner, and an address memory section for the address memory section. An address setting processing section that writes a setting address and a switch driving section that opens and closes the switching element are provided, and when an address setting mode signal is received from the base unit with the switching element opened, the address signal of the transmission signal is set. The setting address of the terminal device is written in the address memory section and the switching element is closed to enable reception of the transmission signal of the next stage terminal device,
In addition, since reception of address setting signals at the terminal device is stopped, the address setting of the terminal device can be done remotely from the base unit, and there is no need to set the address by operating a switch etc. on each individual terminal device during construction. Address setting is easy, and since a switching element is inserted into the transmission line, if a transmission failure occurs when the switching element is closed, there is no need to worry about problems such as transmission line or terminal equipment abnormalities. This has the effect of being able to identify weak points in the processing elements and prevent system-wide damage.
尚閉成された上記スイッチング要素を親機からの制御信
号により開成可能とすることにより任意に端末器の７ド
レス変更を可能とする。The closed switching element can be opened in response to a control signal from the parent device, thereby making it possible to change the terminal device's address at will.
第１図は本発明の実施例に用いる時分割多重伝送装置の
全体概略構成図、第２図は同上の端末器の回路構成図、
第３図は同上の伝送信号のフォーマント図、第４図は従
来例の時分割多重伝送装置の全体概略構成図であり、１
は親機、２は伝送線、３１・・・は端末器、４１・・・
はスイッチ、５は伝送信号送受処理部、６は制御監視部
、７はアドレスメモリ部、８はアドレス設定処理部であ
る。
代理人 弁理士 石 １）長 七
第１図
第２図
第３図
第４図FIG. 1 is an overall schematic configuration diagram of a time division multiplex transmission device used in an embodiment of the present invention, and FIG. 2 is a circuit configuration diagram of the same terminal device.
FIG. 3 is a formant diagram of the same transmission signal as above, and FIG. 4 is an overall schematic configuration diagram of a conventional time division multiplexing transmission device.
is the base unit, 2 is the transmission line, 31... is the terminal device, 41...
5 is a switch, 5 is a transmission signal transmission/reception processing section, 6 is a control monitoring section, 7 is an address memory section, and 8 is an address setting processing section. Agent Patent Attorney Ishi 1) Chief 7Figure 1Figure 2Figure 3Figure 4
Claims (2)
、モード信号、アドレス信号、制御信号等からなる伝送
信号を親機から端末器に順次サイクリックに伝送して端
末器の監視、制御を行う時分割多重伝送装置において、
各端末器に次段へ送る伝送線に直列に挿入したスイッチ
ング要素と、設定アドレスを書き替え自在に書き込むア
ドレスメモリ部と、アドレスメモリ部に対して設定アド
レスを書き込ませるアドレス設定処理部と、上記スイッ
チング要素の開閉を行うスイッチ駆動部とを設け、スイ
ッチチング要素を開成した状態で親機からのアドレス設
定モード信号の受信時に伝送信号のアドレス信号を当該
端末器の設定アドレスとしてアドレスメモリ部に書き込
ませるとともにスイッチング要素を閉成させて次段の端
末器の伝送信号の受信を可能とし、且つ当該端末器にお
けるアドレス設定信号の受付けを停止することを特徴と
する時分割多重伝送装置の端末器のアドレス設定方法。(1) A base unit and multiple terminals are connected via a transmission line, and transmission signals consisting of mode signals, address signals, control signals, etc. are sequentially and cyclically transmitted from the base unit to the terminals. In time division multiplex transmission equipment that monitors and controls
A switching element inserted in series in a transmission line that sends each terminal device to the next stage, an address memory section for writing a setting address in a rewritable manner, an address setting processing section for writing a setting address in the address memory section, and the above-mentioned A switch drive unit that opens and closes the switching element is provided, and when an address setting mode signal is received from the base unit with the switching element opened, the address signal of the transmission signal is written into the address memory unit as the setting address of the terminal unit. A terminal device of a time division multiplex transmission device characterized in that the terminal device of the time division multiplex transmission device is characterized in that the terminal device of the time division multiplex transmission device is characterized in that it closes the switching element to enable the reception of the transmission signal of the next stage terminal device, and stops accepting the address setting signal in the terminal device. Address setting method.
御信号により開成可能としたことを特徴とする特許請求
の範囲第１項記載の時分割多重伝送装置の端末器のアド
レス設定方法。(2) The address setting method for a terminal device of a time division multiplex transmission apparatus according to claim 1, characterized in that the closed switching element can be opened by a control signal from a base device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60211336A JPH063906B2 (en) | 1985-09-25 | 1985-09-25 | Address setting method for terminals of time division multiplex transmission equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60211336A JPH063906B2 (en) | 1985-09-25 | 1985-09-25 | Address setting method for terminals of time division multiplex transmission equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6271344A true JPS6271344A (en) | 1987-04-02 |
| JPH063906B2 JPH063906B2 (en) | 1994-01-12 |
Family
ID=16604268
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60211336A Expired - Lifetime JPH063906B2 (en) | 1985-09-25 | 1985-09-25 | Address setting method for terminals of time division multiplex transmission equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH063906B2 (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01238339A (en) * | 1988-03-18 | 1989-09-22 | Toshiba Corp | Serial interface |
| FR2856480A1 (en) * | 2001-08-14 | 2004-12-24 | Denso Corp | OBSTACLE DETECTION DEVICE AND RELATED COMMUNICATION DEVICE |
-
1985
- 1985-09-25 JP JP60211336A patent/JPH063906B2/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01238339A (en) * | 1988-03-18 | 1989-09-22 | Toshiba Corp | Serial interface |
| FR2856480A1 (en) * | 2001-08-14 | 2004-12-24 | Denso Corp | OBSTACLE DETECTION DEVICE AND RELATED COMMUNICATION DEVICE |
| US6897768B2 (en) | 2001-08-14 | 2005-05-24 | Denso Corporation | Obstacle detecting apparatus and related communication apparatus |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH063906B2 (en) | 1994-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7028209B2 (en) | I2C repeater with voltage translation | |
| KR960704274A (en) | MEMORY DEVICE WITH SWITCHING OF DATE STREAM MODES | |
| TW330298B (en) | Block write power reduction | |
| EP0506330B1 (en) | A communications system and a system control method | |
| JPS6271344A (en) | Method for setting address of terminal equipment of time division multiplx transmission device | |
| KR0135895B1 (en) | Interface device using integrated device electronics port | |
| JPH02128540A (en) | Method and system for data communication | |
| JP2925592B2 (en) | Microcomputer serial data transfer method | |
| JPH06177899A (en) | Time division multiplex transmitter | |
| JP4150549B2 (en) | Multi control system | |
| SU646326A2 (en) | System for information exchange between control computer and peripheral device | |
| JPH0720288B2 (en) | Remote monitoring controller | |
| JPS6120167A (en) | Data storage device | |
| JPH0247800B2 (en) | NIJUKASETSUTENSHUTSURYOKUHOSHIKI | |
| SU1196945A1 (en) | Device for displaying information | |
| JPH1132022A (en) | Integrated transmitter | |
| KR0154486B1 (en) | The circuit for interfacing between the device and the peripheral-processor using high-speed parallel synchronous bus structure | |
| SU1434443A1 (en) | Arrangement for direct access to memory | |
| JP4174272B2 (en) | Device controller | |
| SU1156087A1 (en) | Device for processing digital information | |
| JPS61247184A (en) | Electronic apparatus | |
| JPS6314553A (en) | Fault detecting system for voice accumulating device | |
| JPS5940796A (en) | Centralized monitor system | |
| JPS639260B2 (en) | ||
| JPS62245356A (en) | Data transfer system |