JPS6260296A - Forming method for pattern of multilayer printed circuit board - Google Patents

Forming method for pattern of multilayer printed circuit board

Info

Publication number
JPS6260296A
JPS6260296A JP20093985A JP20093985A JPS6260296A JP S6260296 A JPS6260296 A JP S6260296A JP 20093985 A JP20093985 A JP 20093985A JP 20093985 A JP20093985 A JP 20093985A JP S6260296 A JPS6260296 A JP S6260296A
Authority
JP
Japan
Prior art keywords
layer
wiring
pattern
layers
multilayer printed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20093985A
Other languages
Japanese (ja)
Inventor
大前 憲一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP20093985A priority Critical patent/JPS6260296A/en
Publication of JPS6260296A publication Critical patent/JPS6260296A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は多層プリント配線基板のパターン作成方法に係
シ、特に電子部品を搭載しその相互の接続を行なうある
いはプリント配線板(カード)の相互の接続を行なうプ
リント配線板(バックパネル)に関する。
[Detailed Description of the Invention] [Industrial Application Field] The present invention relates to a method for creating patterns for multilayer printed wiring boards, and in particular for mounting electronic components and interconnecting them, or for interconnecting printed wiring boards (cards). This invention relates to a printed wiring board (back panel) for connection.

〔従来の技術〕[Conventional technology]

従来、多層プリント配線板において、信号配線パターン
は2層あるいは4層を1組とし、配線の始点から終点ま
ではその1組の中で閉じた構成となっていた。
Conventionally, in a multilayer printed wiring board, a signal wiring pattern has a set of two or four layers, and the wiring from the start point to the end point is closed within the set.

たとえば、第5図のように、10層プリント配線板18
の層構成が示され、第1層19.第2層20、・・・・
・・、第1O層28が絶縁層8によシ離されて形成され
ている。このうち第2層20.第6層は接地、(GND
)層、第5層23.第9層27は電源層として用いられ
、全面銅箔層で、残シの6層の第1層19.第4層22
.第8層26がY方向パターン層、第3層21.第7層
25.第1θ層28がX方向パターン層の配線信号層と
なる。
For example, as shown in FIG.
The layer structure of the first layer 19. Second layer 20,...
..., the first O layer 28 is formed separated by the insulating layer 8. Of these, the second layer 20. The 6th layer is grounded, (GND
) layer, fifth layer 23. The ninth layer 27 is used as a power supply layer and is a copper foil layer on the entire surface, and the remaining six layers are the first layer 19. Fourth layer 22
.. The eighth layer 26 is a Y direction pattern layer, the third layer 21. 7th layer 25. The first θ layer 28 becomes a wiring signal layer of the X direction pattern layer.

ここで、配線の層の組み合わせは、第1層19と第1θ
層28との第1ペア漕、第3層21と第4層22との第
2ペア層、第7層25と第8層26との餓3ペア層、以
上3つのベア層から成シたち、信号配線は互いに独立し
たものとなっておシ、2つ以上のベア層に存在する配線
はない。
Here, the combination of wiring layers is the first layer 19 and the first θ
The first pair layer with the layer 28, the second pair layer with the third layer 21 and the fourth layer 22, the third pair layer with the seventh layer 25 and the eighth layer 26, and the above three bare layers. The signal wirings are independent from each other, and no wiring exists in two or more bare layers.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

前述した従来の多層プリント配線板では2層を1組とし
た配線で、一般的にはこの2層の配線方向は、一方がX
方向もう一方の層がY方向と互いに直交するように設定
されるため、この信号配線層の組み合わせで多層プリン
ト配線板を構成した場合、X方向、Y方向の配線集配線
容量としては同一で、プリント配線板相互の配線を行な
うバックパネルのように配線が1方向にかたよる場合、
Y方向の層には未配線領域がかなシ残されていても、X
方向の層には配線可能領域がなくなシ、収容できないパ
ターンが出ることが多い。また、この収容できないパタ
ーンを収容するために層数を増加させたとしても、Y方
向の未配線領域は増加するだけでパターンの収容効率は
改善されないという欠点がある。
In the conventional multilayer printed wiring board mentioned above, wiring consists of two layers as one set, and generally the wiring direction of these two layers is such that one side is
Since the other layer in the direction is set to be perpendicular to the Y direction, when a multilayer printed wiring board is constructed by combining these signal wiring layers, the wiring capacitance in the X direction and Y direction is the same, When the wiring is skewed in one direction, such as on a back panel where wiring is done between printed wiring boards,
Even if unwired areas are left in the layer in the Y direction,
In many cases, there is no wiring area in the layer in the direction, and patterns that cannot be accommodated appear. Further, even if the number of layers is increased to accommodate the pattern that cannot be accommodated, there is a drawback that the unwired area in the Y direction only increases and the pattern accommodation efficiency is not improved.

本発明の目的は、前記欠点が解決され、パターンの収容
効率を著しく改善した多層プリント配線板のパターン作
成方法を提供することに6る。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for forming a pattern for a multilayer printed wiring board in which the above-mentioned drawbacks are solved and the pattern accommodation efficiency is significantly improved.

〔問題点を解決するための手段〕[Means for solving problems]

本発明の多層プリント配線板のパターン作成方法の構成
は、3層以上の層をもち、信号配線層は2層を1組とし
て配線を行なうが、この1組の信号層のうち1つの層に
関しては他の組と重複して用いることを特徴とする。
The structure of the pattern creation method for a multilayer printed wiring board of the present invention has three or more layers, and the signal wiring layer is wired as a set of two layers. is characterized in that it is used overlappingly with other sets.

〔実施例〕〔Example〕

次に本発明について図面を参照して詳細に説明する。 Next, the present invention will be explained in detail with reference to the drawings.

第1図は本発明の一実施例の多層プリント配線板のパタ
ーン作成方法を示す断面図である。同図において、本実
施例で示す層は、図の上部よシ第1層2.第2層3.・
・・・・・、第6層7の計6層となってお)、このうち
第2層3はGND層で、第5層6は電源供給層で全面銅
箔となっている。第2層2.第5層6以外の層は信号配
線層となっておシ、信号配線の方向は第1層2.第3層
4.第6層7でX方向、第4層5ではX方向とは直角の
Y方向と定めである。
FIG. 1 is a sectional view showing a method for forming a pattern of a multilayer printed wiring board according to an embodiment of the present invention. In the figure, the layers shown in this example are the first layer 2. Second layer 3.・
There are a total of six layers, including a sixth layer 7), among which the second layer 3 is a GND layer, and the fifth layer 6 is a power supply layer and is entirely made of copper foil. Second layer 2. The layers other than the fifth layer 6 are signal wiring layers, and the direction of the signal wiring is the first layer 2. Third layer 4. The sixth layer 7 is directed in the X direction, and the fourth layer 5 is directed in the Y direction, which is perpendicular to the X direction.

この6層プリント配線板l上での配線方法を、第2図乃
至第4図の平面図で示す。配線の際には、第1層2と第
4層5とを1組(第1ベア層と呼ぶ)に、第3層4と第
4層5とを1組(第2ペア層と呼ぶ)、第6層7と第4
層5とを1組(第3ペア層と呼ぶ)といったように、X
方向の1層、Y方向の1層を1組として配線する。また
、ここではY方向の信号配線のある第4層5がすべての
ペア層に重複して使用される。
The wiring method on this six-layer printed wiring board 1 is shown in plan views in FIGS. 2 to 4. When wiring, the first layer 2 and fourth layer 5 are combined into one set (referred to as a first bare layer), and the third layer 4 and fourth layer 5 are combined into one set (referred to as a second pair layer). , 6th layer 7 and 4th layer
X
One layer in the direction and one layer in the Y direction are wired as one set. Further, here, the fourth layer 5 having the signal wiring in the Y direction is used redundantly for all the pair layers.

第2図は第1ペア層での配線を示し、第1層2には一点
鎖線で示されるX方向のパターン(配線)■0が収容さ
れ、第4層5には実線で示されるY方向のパターン(配
線)11が収容される。第1層2のパターンlOと第4
層5のパターンttの接続が必要な場合は、スルーホー
ル9で接続される。
Figure 2 shows the wiring in the first pair layer, the first layer 2 accommodates a pattern (wiring) in the X direction indicated by a dashed line, and the fourth layer 5 accommodates a pattern (wiring) in the Y direction indicated by a solid line. patterns (wiring) 11 are accommodated. The pattern lO of the first layer 2 and the fourth
If the pattern tt of the layer 5 needs to be connected, it is connected through the through hole 9.

次に第1ベア層で引き残したパターンを第2ペア層へ収
容したものが第3図である。l!3層4には、一点鎖線
で示されるX方向のパターン(配線)12が収容され、
第4層5には実線で示されるY方向のパターン(配線)
13が収容される。この際、第1ベア層でパターン化を
行なったときの第4層5の配線、つま夛第3図の破線で
示される配線14は第2ペア層の配線の際にはさけて行
なわなければならない。
Next, the pattern left behind in the first bare layer is accommodated in the second pair layer, as shown in FIG. l! The three layers 4 accommodate a pattern (wiring) 12 in the X direction indicated by a dashed line,
The fourth layer 5 has a pattern (wiring) in the Y direction indicated by a solid line.
13 are accommodated. At this time, the wiring of the fourth layer 5 when patterned on the first bare layer, and the wiring 14 shown by the broken line in Figure 3, must be avoided when wiring the second pair layer. No.

同様にして、第4図のように1前記第1.第2ペア層で
引き残した配線を第3ベア層で行なう。
Similarly, as shown in FIG. The wiring remaining on the second pair layer is carried out on the third bare layer.

第6層7には一点鎖線で示されるX方向の配#15が収
容され、第4層5には実線で示されるY方向の配線16
が収容される。ここでも、第4層5のY方向の配線16
を引くときは、第1.第2ペア層でパターン化したY方
向の配線17と重ならないように配線しなければならな
い。
The sixth layer 7 accommodates the wiring #15 in the X direction shown by the dashed line, and the fourth layer 5 accommodates the wiring 16 in the Y direction shown by the solid line.
is accommodated. Here too, the wiring 16 in the Y direction of the fourth layer 5
When subtracting, first. The wiring must be done so as not to overlap the Y-direction wiring 17 patterned in the second pair layer.

以上のように、第1ベア層、第2ペア層、第3ベア層を
配線すれば、X方向のパターンが、Y方向のパターyK
、比べ本数が多くかつパターンの長さが長い場合には配
線収容の効率はかなシよくなる。また、特性上も信号配
線層の隣りあっている第3層、#!4層ではパターンは
互いに直角に走シ、第1層、第6層は電源GND層によ
シ分離されているため、クロストーク等の問題も生じな
いし、特性インピーダンスも層間厚の設定によシすべて
6一 の信号層で同一に設定可能である。
As described above, if the first bare layer, second pair layer, and third bare layer are wired, the pattern in the X direction becomes the pattern yK in the Y direction.
Compared to the above, when the number of wires is large and the length of the pattern is long, the efficiency of wiring accommodation is improved. Also, in terms of characteristics, the third layer where the signal wiring layer is adjacent to each other, #! In the four layers, the patterns run at right angles to each other, and the first and sixth layers are separated by the power supply and ground layers, so problems such as crosstalk do not occur, and the characteristic impedance can also be adjusted by setting the interlayer thickness. All six signal layers can be set identically.

この場合、収容パターン数が多くなった場合、その配線
方向によりX方向のパターン層、Y方向のパターン層を
個別に自由に増加させることができるし、層数が減少し
た場合も同様である。
In this case, when the number of accommodated patterns increases, the pattern layer in the X direction and the pattern layer in the Y direction can be freely increased individually depending on the wiring direction, and the same applies when the number of layers decreases.

〔発明の効果〕〔Effect of the invention〕

以上説明したように1本発明によれば、配線を行なう際
信号配線層2層を1組として組み合わせる場合、そのう
ちの1つの層については他の組とも組み合わせることが
可能となるため、一方向にかたよった配線をその配線パ
ターンの特性を悪化させることなく、効率よく収容させ
ることができるという効果が得られる。
As explained above, according to the present invention, when two signal wiring layers are combined as one set when performing wiring, one of the layers can be combined with another set, so that An effect is obtained in that skewed wiring can be accommodated efficiently without deteriorating the characteristics of the wiring pattern.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の実施例の多層プリント配線板のパター
ン作成方法を示す断面図、第2図、第3図、第4図は第
1図の実施例における各々第1ペア層、第2ペア層、第
3ペア層の配線方法を示す平面図、第5図は従来の10
層プリント配線板の層構成を示す断面図である。 l・・・・・・6層プリント配線板、2,4,7,21
゜25.28・・・・・・X方向パターン用信号層%3
,6゜20.23,24.27・・・・・・電源GND
接続層、5゜19.22.26・・・・・・Y方向バタ
ー用信号層、8・・・・・・絶縁層、9・・・・・・ス
ルーホール、10,12.15・・・・・・X方向パタ
ーン、11,13.16・・・・・・Y方向バター y
、14 + 17・・・・・・すでにパターン化されて
いるY方向パターン、18・・・・・・10層プリント
配線板。 第4図 16第41のl(ターン(Y方向) 第5図 X]
FIG. 1 is a sectional view showing a method for forming a pattern of a multilayer printed wiring board according to an embodiment of the present invention, and FIGS. A plan view showing the wiring method of the pair layer and the third pair layer, FIG.
FIG. 2 is a cross-sectional view showing the layer structure of a layered printed wiring board. l...6-layer printed wiring board, 2, 4, 7, 21
゜25.28...Signal layer for X direction pattern%3
,6゜20.23,24.27...Power supply GND
Connection layer, 5゜19.22.26... Y direction butter signal layer, 8... Insulating layer, 9... Through hole, 10, 12.15... ...X direction pattern, 11,13.16...Y direction butter y
, 14 + 17... Already patterned Y direction pattern, 18... 10-layer printed wiring board. Fig. 4 16 No. 41 l (turn (Y direction) Fig. 5 X]

Claims (1)

【特許請求の範囲】[Claims]  3層以上の多層プリント配線板における信号配線層2
層を1組として配線する場合、この1組として使用して
いる2つの信号配線層のうち1つの配線層に関しては、
他の信号配線層の組と重複して使用することを特徴とす
る多層プリント配線基板のパターン作成方法。
Signal wiring layer 2 in a multilayer printed wiring board with three or more layers
When wiring layers as a set, for one wiring layer among the two signal wiring layers used as one set,
A method for creating a pattern for a multilayer printed wiring board, characterized in that the pattern is used in combination with another set of signal wiring layers.
JP20093985A 1985-09-10 1985-09-10 Forming method for pattern of multilayer printed circuit board Pending JPS6260296A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20093985A JPS6260296A (en) 1985-09-10 1985-09-10 Forming method for pattern of multilayer printed circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20093985A JPS6260296A (en) 1985-09-10 1985-09-10 Forming method for pattern of multilayer printed circuit board

Publications (1)

Publication Number Publication Date
JPS6260296A true JPS6260296A (en) 1987-03-16

Family

ID=16432803

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20093985A Pending JPS6260296A (en) 1985-09-10 1985-09-10 Forming method for pattern of multilayer printed circuit board

Country Status (1)

Country Link
JP (1) JPS6260296A (en)

Similar Documents

Publication Publication Date Title
JPH023631Y2 (en)
JP2513443B2 (en) Multilayer circuit board assembly
KR20090069267A (en) Printed wiring board, method for manufacturing printed wiring board, and electric device
JPS63211692A (en) Double-sided interconnection board
US4884170A (en) Multilayer printed circuit board and method of producing the same
JPH04340795A (en) Printed circuit board
JPS6260296A (en) Forming method for pattern of multilayer printed circuit board
JP2000269612A (en) Double face flexible printed wiring board
JPH0215699A (en) Multilayer printed wiring board
JPH04306507A (en) Flat cable
JPS60127797A (en) Multilayer printed circuit board
JPS5998597A (en) Multilayer printed circuit board
JPH04306506A (en) Flat cable
JPH06152137A (en) Multilayer printed circuit board structure
JPH0534139Y2 (en)
JPS63136694A (en) Multilayer interconnection board
JPS6332998A (en) Multilayer printed interconnection board
JPS6298698A (en) Multilayer wiring board
KR100519161B1 (en) Partially multi-layered flexible printed circuit board
JPH04142795A (en) Multilayer wiring board
JPS61137394A (en) Multilayer printed board
JPS61161797A (en) Multilayer printed circuit board
JPS63241992A (en) Multilayer printed interconnection board
JPH04328896A (en) Multilayer printed wiring board
JPH07131126A (en) Printed wiring board and manufacture thereof