JPS6218992B2 - - Google Patents

Info

Publication number
JPS6218992B2
JPS6218992B2 JP56209535A JP20953581A JPS6218992B2 JP S6218992 B2 JPS6218992 B2 JP S6218992B2 JP 56209535 A JP56209535 A JP 56209535A JP 20953581 A JP20953581 A JP 20953581A JP S6218992 B2 JPS6218992 B2 JP S6218992B2
Authority
JP
Japan
Prior art keywords
address
circuit
memory cell
decoder
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56209535A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58114385A (ja
Inventor
Atsushi Oritani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56209535A priority Critical patent/JPS58114385A/ja
Publication of JPS58114385A publication Critical patent/JPS58114385A/ja
Publication of JPS6218992B2 publication Critical patent/JPS6218992B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
JP56209535A 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路 Granted JPS58114385A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56209535A JPS58114385A (ja) 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56209535A JPS58114385A (ja) 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路

Publications (2)

Publication Number Publication Date
JPS58114385A JPS58114385A (ja) 1983-07-07
JPS6218992B2 true JPS6218992B2 (ko) 1987-04-25

Family

ID=16574402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56209535A Granted JPS58114385A (ja) 1981-12-26 1981-12-26 半導体記憶装置のデコ−ダ回路

Country Status (1)

Country Link
JP (1) JPS58114385A (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01179394U (ko) * 1988-06-09 1989-12-22

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59165292A (ja) * 1983-03-11 1984-09-18 Toshiba Corp 半導体メモリ装置
JPS61120393A (ja) * 1984-11-14 1986-06-07 Fujitsu Ltd アドレスデコ−ダ回路
JPS61126689A (ja) * 1984-11-21 1986-06-14 Fujitsu Ltd 半導体記憶装置
JPH0654599B2 (ja) * 1985-10-22 1994-07-20 日本電気株式会社 アドレス・バツフア回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01179394U (ko) * 1988-06-09 1989-12-22

Also Published As

Publication number Publication date
JPS58114385A (ja) 1983-07-07

Similar Documents

Publication Publication Date Title
US5371713A (en) Semiconductor integrated circuit
US4415992A (en) Memory system having memory cells capable of storing more than two states
US4482984A (en) Static type semiconductor memory device
US4050061A (en) Partitioning of MOS random access memory array
JP2836596B2 (ja) 連想メモリ
US4754433A (en) Dynamic ram having multiplexed twin I/O line pairs
US4618784A (en) High-performance, high-density CMOS decoder/driver circuit
JPH03203100A (ja) 半導体メモリ装置の並列テスト方法及び半導体メモリ装置
KR910000388B1 (ko) 메모리셀 블록의 선택적 동작이 가능한 반도체 메모리장치
US4939696A (en) Semiconductor memory device
US4630240A (en) Dynamic memory with intermediate column derode
JP3048936B2 (ja) 半導体メモリ装置
US5668485A (en) Row decoder with level translator
JP3018498B2 (ja) 半導体記憶装置
US4433393A (en) Semiconductor memory device
US4470133A (en) Memory circuit having a decoder
KR910009408B1 (ko) 반도체기억장치
JPS6218992B2 (ko)
US5034924A (en) Static random access memory device with pull-down control circuit
GB2163616A (en) A memory device
JPS638556B2 (ko)
US4833654A (en) Method of and circuitry for generating staggered restore timing signals in block partitioned DRAM
US5012451A (en) ROM circuit
JPS58125291A (ja) Ｍｏｓスタテイツク型ｒａｍ
JPH0421955B2 (ko)