JPS62139A - Signal multiplex transmission system - Google Patents
Signal multiplex transmission systemInfo
- Publication number
- JPS62139A JPS62139A JP13950885A JP13950885A JPS62139A JP S62139 A JPS62139 A JP S62139A JP 13950885 A JP13950885 A JP 13950885A JP 13950885 A JP13950885 A JP 13950885A JP S62139 A JPS62139 A JP S62139A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- transmission
- multiplex
- external circuit
- section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Time-Division Multiplex Systems (AREA)
Abstract
Description
【発明の詳細な説明】
［発明の背ｎと目的］
本発明は信号多重伝送システムに係り、特に外部回路と
信号多重伝送ＬＳＩ間のデータ・バス専有権を用途に応
じて制御するのに好適な信号多重伝送システムに関する
ものである。[Detailed Description of the Invention] [Background and Objectives of the Invention] The present invention relates to a signal multiplex transmission system, and is particularly suitable for controlling data bus exclusive rights between an external circuit and a signal multiplex transmission LSI according to the purpose. This invention relates to a signal multiplex transmission system.
第４図は従来の信号多重伝送システムの構成図である。FIG. 4 is a block diagram of a conventional signal multiplex transmission system.
第４図において、２１は外部回路、２２は信号多重伝送
ＬＳＩで、外部回路２１からの送信データはデータ・バ
ス２３を通して信号多重伝送ＬＳＩ２２へ伝送し、信号
多重伝送ＬＳＩ２２はこれを多重化して直列信号とした
後、これを多重信号出力線２４より出力する。In FIG. 4, 21 is an external circuit, and 22 is a signal multiplex transmission LSI. Transmission data from the external circuit 21 is transmitted to the signal multiplex transmission LSI 22 through a data bus 23, and the signal multiplex transmission LSI 22 multiplexes the data and serializes the data. After converting it into a signal, it is outputted from the multiplexed signal output line 24.
次に、従来の信号多重伝送システムの問題点について述
べる。外部回路２１の動作速成等の差によって送信デー
タに高速のものと低速のものが混在する場合には、外部
回路２１から送信要求信号を信号多重伝送ＬＳＩ２２へ
送出して、信号多重伝送ＬＳＩ２２から送信許可信号を
受信して始めてデータ・バス２３に送信データを出力で
きるように制御しなくてはならない。このようにするた
めには、外部回路２１に送信要求信号出力用と送信許可
信号受信用ハードウェアーもしくはソフトウェアが必要
になり、外部回路２１の構成が複雑になる。また、この
反対に送信データは低速でかつ、外部回路２１の構成を
簡単にしたい場合には、信号多重伝送ＬＳＩ２２から送
信許可信号を周期的に出力して送信データを取り込むよ
うにするのが適している。しかし、従来の信号多重伝送
ＬＳＩ２２は、上記した２種類の要求を両方とも満足す
る機能を持っておらず、上記したような信号多重伝送用
の回路を組む必要があった。これにより装置が大型化し
、かつ、瀾費電力も大きくなるという問題があった。Next, problems with conventional signal multiplex transmission systems will be described. If there is a mix of high-speed data and low-speed data to be transmitted due to differences in the operating speed of the external circuit 21, etc., a transmission request signal is sent from the external circuit 21 to the signal multiplex transmission LSI 22, and the signal is transmitted from the signal multiplex transmission LSI 22. Control must be performed so that the transmission data can be output to the data bus 23 only after receiving the permission signal. In order to do this, the external circuit 21 requires hardware or software for outputting a transmission request signal and for receiving a transmission permission signal, making the configuration of the external circuit 21 complicated. On the other hand, if the transmission data is to be transmitted at a low speed and the configuration of the external circuit 21 is to be simplified, it is appropriate to periodically output a transmission permission signal from the signal multiplexing transmission LSI 22 and capture the transmission data. ing. However, the conventional signal multiplex transmission LSI 22 does not have a function that satisfies both of the above two types of requirements, and it is necessary to assemble a circuit for signal multiplex transmission as described above. This poses a problem in that the device becomes larger and the power consumption also increases.
本発明は上記に鑑みてなされたものでその目的とすると
ころは、１つの信号多重伝送ＬＳＩにて用途とに応じて
データ・バス専用権を制御することができる信号多重伝
送システムを提供することにある。The present invention has been made in view of the above, and an object of the present invention is to provide a signal multiplex transmission system in which a single signal multiplex transmission LSI can control data bus exclusive rights according to the application. It is in.
［発明の概要］
本発明の特徴は、信号多重伝送ＬＳＩは、各外部回路か
ら出力された送信要求信号を受理すると上記各外部回路
に送信許可信号を送信してデータ・バスの専有権を与え
る第１の手段と、送信要求信号の授受を行わずに上記各
外部回路に順次周期的に送信許可信号を送信して上記デ
ータ・バスの専有権を与える第２の手段と、上記第１の
手段と上記第２の手段のうち何れかを動作モード選択入
力に応じて選択する選択手段とを備えた構成とした点に
ある。[Summary of the Invention] A feature of the present invention is that, upon receiving a transmission request signal output from each external circuit, the signal multiplexing transmission LSI transmits a transmission permission signal to each of the external circuits to give exclusive rights to the data bus. a first means; a second means for giving exclusive rights to the data bus by sequentially and periodically transmitting a transmission permission signal to each of the external circuits without transmitting or receiving a transmission request signal; and a selection means for selecting one of the second means in response to an operation mode selection input.
［実施例］
以下本発明を第１図、第２図に示した実施例および第３
図を用いて詳細に説明する。[Example] The following is an example of the present invention shown in FIGS. 1 and 2, and a third example.
This will be explained in detail using figures.
第１図は本発明の信号多重伝送システムの信号多重伝送
ＬＳＩの一実施例を示す内部ブロック図である。第２図
において、２は信号多重伝送ＬＳＩで、これは、送信制
御部３と信号多重化部４とより構成してあり、送信制御
部３は、送信要求信号受信部３ａ、送信許可信号送信部
３ｂ、送信許可信号自動生成部３Ｃおよび信号多重タイ
ミング発生部３ｄより構成しである。送信要求信号受信
部３ａの機能は、後述する外部回路１から送出されてき
た送信要求信号ａの中から最も優先度の高い要求信号を
選択して、その要求信号のアドレスを送信許可信号送信
部３ｂに送ることにある。FIG. 1 is an internal block diagram showing an embodiment of a signal multiplex transmission LSI of a signal multiplex transmission system according to the present invention. In FIG. 2, 2 is a signal multiplex transmission LSI, which is composed of a transmission control section 3 and a signal multiplexing section 4. The transmission control section 3 includes a transmission request signal reception section 3a, a transmission permission signal transmission It consists of a section 3b, a transmission permission signal automatic generation section 3C, and a signal multiplexing timing generation section 3d. The function of the transmission request signal receiving section 3a is to select the request signal with the highest priority from among the transmission request signals a sent from the external circuit 1, which will be described later, and send the address of the request signal to the transmission permission signal transmitting section. The purpose is to send it to 3b.
送信許可信号送信部３ｂは、送られてきたアドレスにし
たがい送信許可信号すを出力する。一方、外部回路１は
、送信許可信号を受信すると、送信データＣを出力する
。送信制御部３内の信号多重タイミング発生部３ｄは、
信号多重化部４にデータ取り込み用の信号を送る。これ
により信号多重化部４は送信データＣを取り込んで、並
列−直列変換を行って直列信号としてこれを多重信号出
力線９に出力する。送信許可信号自動生成部３Ｃは送信
許可信号を周期的に発生させて、それを送信許可信号送
信部３ｂへ送る。ただし、送信要求信号受信部３ａと送
信許可信号自動生成部３Ｃとが同時に動作しないように
選択ビン５を設けてあり、これを「ｌ（」レベル、「Ｌ
」レベルにすることにより切り替えを行うようにしであ
る。The transmission permission signal transmitter 3b outputs a transmission permission signal according to the sent address. On the other hand, when the external circuit 1 receives the transmission permission signal, it outputs the transmission data C. The signal multiplexing timing generating section 3d in the transmission control section 3 is
A signal for data acquisition is sent to the signal multiplexing section 4. As a result, the signal multiplexer 4 takes in the transmission data C, performs parallel-to-serial conversion, and outputs it as a serial signal to the multiplexed signal output line 9. The transmission permission signal automatic generation section 3C periodically generates a transmission permission signal and sends it to the transmission permission signal transmission section 3b. However, a selection bin 5 is provided so that the transmission request signal receiving section 3a and the transmission permission signal automatic generation section 3C do not operate at the same time.
” level to switch.
第２図は本発明の信号多重伝送システムの一実施例を示
す構成図で、１は外部回路、２は第１図に示す構成の信
号多重伝送Ｌｓ７．はデータ・バス、７は送信要求信号
線、８は送信許可信号線。FIG. 2 is a block diagram showing an embodiment of the signal multiplex transmission system of the present invention, in which 1 is an external circuit, 2 is a signal multiplex transmission Ls7. 7 is a data bus, 7 is a transmission request signal line, and 8 is a transmission permission signal line.
９は多重信号出力線、１０は第１図の選択ビン５に接続
して、ある動作モード選択入力であり、これらが図示の
ように接続しである。Numeral 9 is a multiplex signal output line, and 10 is a certain operation mode selection input connected to selection bin 5 in FIG. 1, and these are connected as shown.
第１図の新語多重伝送ＬＳＩ２の選択ビン５がｒＨＪレ
ベルにあるときは、送信要求信号受信部３ａが動作可能
状態にあり、外部回路１が送信すべきデータであって送
信要求信号ａを送信するとそれが受は付けて、送信許可
信号送信部３ｂより送信許可信号すを返し、外部回路１
はそれにしがって送信データをデータ・バス６に出力す
る。信号多重伝送ＬＳＩ２は、そのデータを信号多重化
部４で取り込んで多重化を行い、直列信号として多重信
号出力線９に出力する。When the selection bin 5 of the new word multiplex transmission LSI 2 in FIG. Then, it accepts the request, returns a transmission permission signal from the transmission permission signal transmitter 3b, and sends it to the external circuit 1.
outputs the transmission data to the data bus 6 accordingly. The signal multiplex transmission LSI 2 takes in the data in the signal multiplexer 4, multiplexes it, and outputs it to the multiplex signal output line 9 as a serial signal.
また、選択ビン５がＩＬＪレベルにあるときは、送信許
可信号自動生成部３Ｃが動作して送信許可信号を周期的
に発生させて、これを送信許可信（〕送信部３ｂより外
部回路１に送信する。このときは、送信要求信号線７が
不要となるので、第３図に示す構成とすることができる
。なお、送信許可信号は順番に各外部回路１に送出され
、外部回路１はそれにしたがって送信データをデータ・
バス６に出力し、信号多重伝送ＬＳＩ２はこれを取り込
んで多重化して多重信号出力線９に出力する。Further, when the selection bin 5 is at the ILJ level, the transmission permission signal automatic generation unit 3C operates to periodically generate a transmission permission signal, and sends this to the external circuit 1 from the transmission unit 3b. At this time, the transmission request signal line 7 is not required, so the configuration shown in FIG. 3 can be adopted.The transmission permission signal is sent to each external circuit 1 in turn, Transmit data accordingly.
The signal is output to the bus 6, and the signal multiplex transmission LSI 2 takes it in, multiplexes it, and outputs it to the multiplex signal output line 9.
また、送信許可信号自動生成部３Ｃを動作させて、送信
許可信号送信部３ｂを開放にすれば、第４図と同様に扱
うようにすることができる。Further, by operating the transmission permission signal automatic generation section 3C and opening the transmission permission signal transmission section 3b, it is possible to handle the same as in FIG. 4.
［発明の効：＃、］
以上説明したように、本発明によれば、１つの信号多重
伝送ＬＳＩにて用途に応じてデータ・バス専用権を制御
することができ、また、外部回路よりの送信データの周
期を自由に設定することができ、さらに、信号多重伝送
ＬＳＩにて送信許可信号を作成するようにした場合は、
外部回路にて送信要求信号を作成する必要がなくなるた
め、外部回路のハードウェアまたはソフトウェアが簡単
になり、その上外部回路間の信号線の本数も少なくでき
るという効果がある。[Efficacy of the invention: #,] As explained above, according to the present invention, it is possible to control the data bus exclusive right according to the application with one signal multiplexing transmission LSI, and it is possible to control the data bus exclusive right according to the application. If the period of the transmission data can be freely set and the transmission permission signal is created by the signal multiplex transmission LSI,
Since there is no need to create a transmission request signal in an external circuit, the hardware or software of the external circuit can be simplified, and the number of signal lines between external circuits can also be reduced.
第１図は本発明の信号多重伝送システムの信号多重伝送
ＬＳＩの一実施例を示す内部ブロック図。
第２図は本発明の信号多重伝送システムの一実施例を示
す構、成図、第３図は第１図の選択ビンがｒＬＪレベル
にあるときの第２図の構成図を筒略化した構成図、第４
図は従来の信号多重伝送システムの構成図である。
１・・・外部回路。
２・・・信号多重伝送ＬＳＩ。
３・・・送信制御部。
３ａ・・・送信要求信号受信部。
３ｂ・・・送信許可信号送信部。
３Ｃ・・・送信許可信号自動生成部。
３ｄ・・・信号多重タイミング発生部。
４・・・信号多重化部、５・・・選択ビン。
６・・・データ・バス、７・・・送信要求信号線。
８・・・送信許可信号線、９・・・多重信号出力線。
１０・・・動作モード選択入力。
代理人 弁理士 佐 藤 不二雄
第 １ 目
晃 ３ 目
第 ４ 国FIG. 1 is an internal block diagram showing an embodiment of a signal multiplex transmission LSI of a signal multiplex transmission system according to the present invention. Fig. 2 is a configuration diagram showing an embodiment of the signal multiplex transmission system of the present invention, and Fig. 3 is a simplified configuration diagram of Fig. 2 when the selection bin in Fig. 1 is at the rLJ level. Configuration diagram, 4th
The figure is a configuration diagram of a conventional signal multiplex transmission system. 1...External circuit. 2...Signal multiplex transmission LSI. 3... Transmission control section. 3a... Transmission request signal receiving section. 3b... Transmission permission signal transmitter. 3C... Transmission permission signal automatic generation unit. 3d...Signal multiplex timing generation section. 4... Signal multiplexing unit, 5... Selection bin. 6...Data bus, 7...Transmission request signal line. 8... Transmission permission signal line, 9... Multiple signal output line. 10...Operation mode selection input. Agent Patent Attorney Fujio Sato 1st Akira Meme 3rd 4th Country
Claims (1)
り込んで多重化を行う信号多重伝送ＬＳＩとからなる信
号多重伝送システムにおいて、前記信号多重伝送ＬＳＩ
は、前記各外部回路から出力された送信要求信号を受理
すると前記各外部回路に送信許可信号を送信してデータ
・バスの専有権を与える第１の手段と、送信要求信号の
授受を行わずに前記各外部回路に順次周期的に送信許可
信号を送信して前記データ・バスの専有権をを与える第
２の手段と、前記第１の手段と前記第２の手段とのうち
何れかを動作モード選択入力に応じて選択する選択手段
とを備えていることを特徴とする信号多重伝送システム
。(1) In a signal multiplex transmission system consisting of a plurality of external circuits and a signal multiplex transmission LSI that takes in and multiplexes signals from each of the external circuits, the signal multiplex transmission LSI
When receiving the transmission request signal outputted from each of the external circuits, the first means transmits a transmission permission signal to each of the external circuits to give exclusive rights to the data bus, and the first means does not exchange transmission request signals. a second means for giving exclusive rights to the data bus by sequentially and periodically transmitting a transmission permission signal to each of the external circuits; and one of the first means and the second means. 1. A signal multiplex transmission system comprising: selection means for selecting in accordance with an operation mode selection input.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13950885A JPS62139A (en) | 1985-06-26 | 1985-06-26 | Signal multiplex transmission system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13950885A JPS62139A (en) | 1985-06-26 | 1985-06-26 | Signal multiplex transmission system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62139A true JPS62139A (en) | 1987-01-06 |
Family
ID=15246926
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13950885A Pending JPS62139A (en) | 1985-06-26 | 1985-06-26 | Signal multiplex transmission system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62139A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4676498A (en) * | 1982-12-10 | 1987-06-30 | Canon Kabushiki Kaisha | Sheet feeding apparatus |
-
1985
- 1985-06-26 JP JP13950885A patent/JPS62139A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4676498A (en) * | 1982-12-10 | 1987-06-30 | Canon Kabushiki Kaisha | Sheet feeding apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20020114415A1 (en) | Apparatus and method for serial data communication between plurality of chips in a chip set | |
| US4623874A (en) | Word length converter | |
| US4720828A (en) | I/o handler | |
| JPS62139A (en) | Signal multiplex transmission system | |
| JP2006304011A (en) | Interface circuit | |
| KR100448088B1 (en) | Clock forwarding circuit, especially reducing chip size during integration of chip | |
| JP2613971B2 (en) | Serial transfer method | |
| KR0145451B1 (en) | Matching apparatus for transmitting multi node common bus making use of arbiter | |
| KR100406967B1 (en) | Parallel Port Multiple Input Expansion Unit | |
| JPH02150949A (en) | Bus connecting device | |
| JP3074598B2 (en) | Data exchange device | |
| JP2000295114A (en) | Data transfer circuit | |
| JPH0239651A (en) | Transmission speed converting circuit | |
| JP2632413B2 (en) | Common line signaling device | |
| JP2949118B1 (en) | Encoder data output method for bus communication type encoder device | |
| JPH01199255A (en) | Information processing system | |
| SU1762307A1 (en) | Device for information transfer | |
| KR980007260A (en) | Circuit for transmitting data through the serial bus | |
| KR0139480B1 (en) | Interprocessor Communication | |
| JPH03158041A (en) | Data multiplex transfer system | |
| JPS61105150A (en) | Information transfer circuit | |
| JPS63263924A (en) | Parallel/serial converting circuit | |
| JPH0696017A (en) | In-device wiring method | |
| JPH10177547A (en) | Serial data communication circuit | |
| JPH0775345B2 (en) | Serial interface |