JPS6193654A - 樹脂封止型半導体装置 - Google Patents

樹脂封止型半導体装置

Info

Publication number
JPS6193654A
JPS6193654A JP59214191A JP21419184A JPS6193654A JP S6193654 A JPS6193654 A JP S6193654A JP 59214191 A JP59214191 A JP 59214191A JP 21419184 A JP21419184 A JP 21419184A JP S6193654 A JPS6193654 A JP S6193654A
Authority
JP
Japan
Prior art keywords
solder
semiconductor element
section
mounting
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59214191A
Other languages
English (en)
Inventor
Yoshimasa Kudo
工藤 好正
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP59214191A priority Critical patent/JPS6193654A/ja
Publication of JPS6193654A publication Critical patent/JPS6193654A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83439Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83399Material
    • H01L2224/834Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/83438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/83444Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85439Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Die Bonding (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔発明の技術分野〕 本発明は樹脂封止型半導体装置、特に放熱部を備えた小
型、薄型パワーICに関する。
〔発明の技術的背景〕
従来、パワーICには放熱部が設けられており、例えば
第7図(斜視図)、第8図(側面図)及び第9図C部分
拡大図)に示すように樹脂製外囲器(1)と、この外囲
器(1)内を貫通し側方乃至下方に折れ曲って突出した
金属基板(2)とリード(3)とを有するパワーIC例
である。この金属元板(2)は熱伝導度の良い銅系材料
からなり、その中央部に形成された半田のぬれをよくす
る表面めっき部(5)上に半田(6)付けされた半導体
素子(4)の発熱を外部に放熱するためのものである。
また、半導体素子(4)の回路を動作させるためにその
回路から複数の内部リードにワイヤボンディングすると
共にパワーICがもつ高出力特性安定のために金属基板
(2)にグランドボンディング(7)が施される。また
、素子材料と金属基板(2)の銅系材料とは熱膨張率が
7倍近く違うため、マウント材としては、共晶合金()
lard 5older)や樹脂接着剤では、素子のク
ラックの原因となること及び熱伝導性の上から半田(S
oft 5older)材(6)が使用される。
〔背景技術の問題点〕
従来、金属基板(2)にグランドボンディング(7)を
行う場合、第8図、第9図に示すようにマウント材の半
田(6)がマウン時のスクラブにより素子(4)の周辺
にはみ出し、ボンディング位置(7A)まで流れ、ボン
ディング不良をひきおこす問題があった。その改善の為
にマウント部とボンディング位置との間に刻印(数条の
溝を設ける)を施し、半田の流れを止める方法が取られ
た。また刻印のかわりに貫通穴(長穴や丸穴)を施す場
合もあった。
しかし最近、ICを組込まれる機器の小型化に伴ない、
パワーICの分野でもパッケージの超小型化、薄型化が
要求されている。そのため、リード、金属基板を含め板
厚を薄くすることが必要条件となってきた。それ故、前
記の刻印の方法では板厚が薄いため刻印を深くできず、
半田の流れを止める効果が少ない欠点があった。また無
理に深くした場合は薄板のために金属基板に変形が生じ
る問題があった。貫通穴の場合は薄板化になっても加工
上問題はないが小型化と放熱効果を考えると穴を明ける
スペースが得難く半田流れを完全に止めることは不可能
であった。
金属基板構造パッケージの放熱性を理論計算で説明する
と次の通りとなる。熱抵抗をRth、λを熱が通過する
物体の熱伝導率、Aを熱が通過する物体の断面積、Qを
熱が通過する距離とすると熱抵抗Rthは、Rth= 
”で表わされる。そしてλA 熱抵抗(Rth)が大きくなれば放熱性は悪くなる。
板厚を薄くすることは断面積を小にすることになり放熱
効果が悪くなる。貫通穴を明けることはもちろん、刻印
を入れることも部分的に断面が小になり、パワーICの
小型化につれて熱抵抗が大きくなり放熱効果は悪くなり
好ましくない。
〔発明の目的〕
本発明は小型パワーI C(Smail Out−1i
nePackage、 Power Flat Pac
kage)の放熱効果を下げることなく、マウント時の
半田流れを所定の場所で止めグランドボンディングのボ
ンディング不良を改善することを目時とする。
〔発明の概要〕
本発明は金属基板のマウント部とグランドボンディング
部との間にめっき不着部を形成し、半田に対する銅素子
面とめっき上面の半田のぬれ性の違いを利用しマウント
時の半田の流れをめっき不着部で止めるようにして前記
改善の目的を達成したものである。
〔発明の実施例〕
第1図は本発明の一実施例の要部を示す平面図、第2図
はその側面図、第3図は第2図の一部の拡大図で、第4
図は全貌を示す斜視図である。また第5図は本発明の他
の実施例の全貌を示す斜視図。
第6図は第5図の内部構造を示す平面図である。
これらの図においては第7図乃至第9図と同一部分には
同一番号を付は類似部分には添字を付加して示しである
第1図乃至第4図、第5図、第6図に示す実施例におけ
る特徴は、鋼材からなる金属基板(2)上の半導体素子
(4)のマウント部に、半田(6)を介して半導体素子
(4)が確実且つ安定した接合が可能になるように金又
は銀めっき(5a)を、またグランドボンディングが良
好に行なえるように金又は銀のめっき(5b)を行うが
、その際、両めっき部間が不連続になるように分離帯(
めっき不着部)(10)が形成される。こけ分離帯はめ
っき用マスクを加工して、リードフレームめっき作業中
にリードフレーム加工の一貫作業として作ることができ
、リードフレームを低コストで量産的に供給できる。そ
の他、工程数は増えるが金属基板上面全体にめっきをし
てから分離帯を化学的に除去して形成する方法もある。
〔発明の効果〕
本発明は以上のようになるものであって、i)マウン部
とグランドホンディング部との間に設けためっき不着部
により、マウント時のスクラブ等で広がった半田の流れ
がめつき不着部で止まるので、それに原因するグランド
ボンディング不良をなくすことができる。ii)パワー
ICの必要条件である放熱性に対し、前記従来技術で述
べた問題点の軽減により小型化、薄型化パワーICの供
給が可能となる。iu)金属基板構造のパワーICは従
来から樹脂と金属基板の接触部から水が浸入し易く、耐
湿性の劣化を招くという問題があったが。
前記のめっき不着部(銅の素材面)がマウントボンディ
ング工程等の加熱で酸化され酸化銅となり。
この酸化鋼と樹脂材との密着性が良好なため耐湿性の向
上も得られる。等の効果がある。
【図面の簡単な説明】
第1図は本発明の一実施例を示す平面図、第2図は第1
図の側面図、第3図は第2図の一部の拡大図、第4図は
装置の全貌を示す斜視図、第5図は本発明の他の実施例
の全貌を示す斜視図、第6図は第5図の内部構造を示す
平面図、第7図乃至第9図は従来例を示し、第7図は斜
視図、第8図は側面図、第9図は部分拡大図である。 1:樹脂製外囲器、2:金属基板、3:外部リード、4
:半導体素子、5.5a、 5b、 5c:めっき部。 6:半田、7,7a:ワイヤーボンディング、9:内部
リード、10:めっき不着部。

Claims (1)

    【特許請求の範囲】
  1.  半導体素子を固着するマウント部と放熱部および両者
    を連結する伝熱部とを有する金属基板と、この金属基板
    の前記マウント部およびそのマウント部と所定の間隔離
    間した前記伝熱部に設けられためっき層と、前記マウン
    ト部に前記めっき層を介して半田で固着された半導体素
    子と、この半導体素子の電極に接続された複数のリード
    と、前記半導体素子の電極と前記伝熱部のめっき層に接
    続された導電性細線と、前記金属基板のマウント部、伝
    熱部、半導体素子、導電性細線および複数のリードの前
    記電極に接続された端部を封止する樹脂製外囲器とを具
    備することを特徴とする樹脂封止型半導体装置。
JP59214191A 1984-10-15 1984-10-15 樹脂封止型半導体装置 Pending JPS6193654A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59214191A JPS6193654A (ja) 1984-10-15 1984-10-15 樹脂封止型半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59214191A JPS6193654A (ja) 1984-10-15 1984-10-15 樹脂封止型半導体装置

Publications (1)

Publication Number Publication Date
JPS6193654A true JPS6193654A (ja) 1986-05-12

Family

ID=16651746

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59214191A Pending JPS6193654A (ja) 1984-10-15 1984-10-15 樹脂封止型半導体装置

Country Status (1)

Country Link
JP (1) JPS6193654A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006005281A (ja) * 2004-06-21 2006-01-05 Nippon Inter Electronics Corp リードフレーム及びその製造方法並びに樹脂封止型半導体装置
JP2011014713A (ja) * 2009-07-02 2011-01-20 Mitsubishi Electric Corp 半導体装置
US8398512B2 (en) 2007-04-30 2013-03-19 Miba Sinter Austria Gmbh Toothed belt pulley

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553641A (en) * 1978-06-23 1980-01-11 Hitachi Ltd Lead frame

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS553641A (en) * 1978-06-23 1980-01-11 Hitachi Ltd Lead frame

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006005281A (ja) * 2004-06-21 2006-01-05 Nippon Inter Electronics Corp リードフレーム及びその製造方法並びに樹脂封止型半導体装置
JP4537774B2 (ja) * 2004-06-21 2010-09-08 日本インター株式会社 リードフレームの製造方法
US8398512B2 (en) 2007-04-30 2013-03-19 Miba Sinter Austria Gmbh Toothed belt pulley
JP2011014713A (ja) * 2009-07-02 2011-01-20 Mitsubishi Electric Corp 半導体装置

Similar Documents

Publication Publication Date Title
US6049125A (en) Semiconductor package with heat sink and method of fabrication
US5596231A (en) High power dissipation plastic encapsulated package for integrated circuit die
US5902959A (en) Lead frame with waffled front and rear surfaces
KR101388328B1 (ko) 통합 tht 히트 스프레더 핀을 구비한 리드 프레임 기반 오버-몰딩 반도체 패키지와 그 제조 방법
US5841183A (en) Chip resistor having insulating body with a continuous resistance layer and semiconductor device
US6501160B1 (en) Semiconductor device and a method of manufacturing the same and a mount structure
JP2000091488A (ja) 樹脂封止型半導体装置とそれに用いられる回路部材
JP3427492B2 (ja) 凸型ヒートシンク付き半導体装置及びその凸型ヒートシンクの製造方法
JPS6193654A (ja) 樹脂封止型半導体装置
JPH10247701A (ja) 半導体装置およびその製造に用いるリードフレーム
JPH04174547A (ja) 表面実装型電力用半導体装置
JPH0661408A (ja) 表面実装型半導体装置
TWI387080B (zh) 四方扁平無引腳之半導體封裝結構及封裝方法
JP3576228B2 (ja) 表面実装型半導体装置
JPH053280A (ja) 半導体装置
JP2690248B2 (ja) 表面実装型半導体装置
JPS61144834A (ja) 樹脂封止型半導体装置
JP3258564B2 (ja) 半導体装置およびその製造方法
JP3030605B2 (ja) 半導体装置
KR20020088300A (ko) 냉매를 방열재로 사용한 반도체 패키지
JPH0451056B2 (ja)
JP2975783B2 (ja) リードフレームおよび半導体装置
KR0169893B1 (ko) 더미리드와 히트싱크의 직접 전기적 연결 구조를 갖는 파워 패키지
JPH0320067B2 (ja)
JP2001308254A (ja) 半導体装置及びその製造方法