JPS6112107A - Input circuit of hall element - Google Patents
Input circuit of hall elementInfo
- Publication number
- JPS6112107A JPS6112107A JP13356384A JP13356384A JPS6112107A JP S6112107 A JPS6112107 A JP S6112107A JP 13356384 A JP13356384 A JP 13356384A JP 13356384 A JP13356384 A JP 13356384A JP S6112107 A JPS6112107 A JP S6112107A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- hall element
- current
- circuit
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/30—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters
- H03F1/302—Modifications of amplifiers to reduce influence of variations of temperature or supply voltage or other physical parameters in bipolar transistor amplifiers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
【発明の詳細な説明】
(a)技術分野
この発明はホール素子出力を増幅する入力回路に関する
。DETAILED DESCRIPTION OF THE INVENTION (a) Technical Field The present invention relates to an input circuit that amplifies the output of a Hall element.
(bl従来技術とその欠点
ホール素子1は一般に第2図に示すように電源端子a−
b間に加わる電圧を■8とすると、出力端子Cに発生す
る電圧がVH/2となる。またホール素子出力を増幅す
る場合には、その出力端子と入力回路の初段トランジス
タとの結合状態は通常、直結状態にされる。したがって
、仮に第2図においてホール素子1に印加される電圧V
Hを電源電圧VCCに等しく設定すると、入力初段トラ
ンジスタTRIでホール素子出力を正確に増幅するには
Vll/2=vCC/2〉■Fにしなければならず、低
電圧の電源電圧VCCを使用できない不都合があった。(bl Prior art and its drawbacks) The Hall element 1 generally has a power terminal a-- as shown in FIG.
If the voltage applied between b is 8, the voltage generated at the output terminal C will be VH/2. Further, when amplifying the output of the Hall element, the output terminal thereof and the first stage transistor of the input circuit are usually connected directly. Therefore, if the voltage V applied to the Hall element 1 in FIG.
If H is set equal to the power supply voltage VCC, in order to accurately amplify the Hall element output with the input first stage transistor TRI, it is necessary to set Vll/2 = vCC/2〉■F, and the low voltage power supply voltage VCC cannot be used. There was an inconvenience.
即ち、入力回路の電源電圧VCCとしては、少なくとも
2VF以上の電圧が必要であり、V F−0,7V程度
であるから1v程度の抵い電圧の電源電圧を使用できな
い欠点があった(C)発明の目的
゛この発明゛の目的は上記の欠点を解消し、ホール素子
出力を簡単な回路でレベルシフトすることにより電源電
圧が低くても動作する入力回路を提供することにある。That is, the power supply voltage VCC of the input circuit requires a voltage of at least 2VF or more, and since it is about VF-0.7V, there is a drawback that a power supply voltage with a resistance voltage of about 1V cannot be used (C). OBJECTS OF THE INVENTION An object of the present invention is to eliminate the above-mentioned drawbacks and to provide an input circuit that operates even at a low power supply voltage by level-shifting the Hall element output using a simple circuit.
:(d)発明の構成
この発明は要約すれば、電源電圧を抵抗分割する回路と
、その分割した電圧を電流変換する回路と、さらにその
変換した電流を抵抗によって電圧変換し、その変換電圧
をホール素子出力に加えてレヘルシフトするI:gJ路
とを設けたことを特徴とし抵抗比によってホール素子出
力をV)I/2以下にレヘルシフトシ、電源電圧が2V
F以下でも入力回路が動作するようにしたものである。:(d) Structure of the Invention To summarize, the present invention includes a circuit that divides a power supply voltage with a resistance, a circuit that converts the divided voltage into a current, and further converts the converted current into a voltage using a resistor, and converts the converted voltage into a voltage. It is characterized by providing a level-shifting I:gJ path in addition to the Hall element output, and depending on the resistance ratio, the Hall element output is level-shifted to below I/2, and the power supply voltage is 2V.
The input circuit is designed to operate even when the temperature is below F.
(e)実施例
第1図はこの発明の実施例である入力回路の回路図であ
る。(e) Embodiment FIG. 1 is a circuit diagram of an input circuit which is an embodiment of the present invention.
図において、ホール素子1の電源端子a、bには、電圧
■、が印加され、また電圧V□は抵抗R1、R2からな
る抵抗分割回路によって電圧VAに分割される。分割さ
れた電圧■4はトランジスタTR2に入力する。トラン
ジスタTR2〜TR8および抵抗R3は電圧VAを電流
■。に変換する電流変換回路を構成する。この電流変換
回路において1〜ランジスタTR2は電圧V、をエミッ
タホロアで受け、トランジスタTR3〜TR8はトラン
ジスタTR7のヘース電圧■3が上記電圧■4乙こ一致
するよう動作する差動アンプを構成している。電流I。In the figure, voltage ■ is applied to power supply terminals a and b of Hall element 1, and voltage V□ is divided into voltage VA by a resistance divider circuit consisting of resistors R1 and R2. The divided voltage (4) is input to the transistor TR2. Transistors TR2 to TR8 and resistor R3 convert voltage VA into current ■. A current conversion circuit is configured to convert the current into . In this current conversion circuit, transistors 1 to TR2 receive voltage V at their emitter followers, and transistors TR3 to TR8 constitute a differential amplifier that operates so that the heath voltage (3) of transistor TR7 matches the voltage (4) above. . Current I.
はこの電圧■8を抵抗R3の両端に発生させることによ
り形成している。この電流変換回路によって電流■。は
トランジスタTR8〜TRIIは共通−1−入接続され
、各トランジスタのエミッタ領域も同面積に設定されて
いる。−のため、I・ランジスタTR8に電流J。が流
れると、トランジスタTR9に同し大きさの電流I。′
か流れ、さらにダイオードに接続されたトランジスタT
Rl0.トランジスタTR12によって反転された電流
I。″がトランジスタTRIIを流れる。電流1o
”は抵抗R4を流れ、この両端に電圧■。を形成する。is formed by generating this voltage (18) across the resistor R3. ■ Current by this current conversion circuit. The transistors TR8 to TRII are commonly connected to each other, and the emitter regions of each transistor are also set to have the same area. -, current J flows through I transistor TR8. flows, a current I of the same magnitude flows through the transistor TR9. ′
, and the transistor T connected to the diode
Rl0. Current I inverted by transistor TR12. '' flows through transistor TRII. Current 1o
” flows through the resistor R4, forming a voltage .
抵抗R4とトランジスタTR1)の接続点dにはホール
素子1の出力端子Cか接続されている。トランジスタT
R9・〜TR12および抵抗R4は出力電圧変換回路を
構成する。The output terminal C of the Hall element 1 is connected to the connection point d between the resistor R4 and the transistor TR1. transistor T
R9.about.TR12 and resistor R4 constitute an output voltage conversion circuit.
以上の構成によって抵抗R4の両端に発生する電圧V0
は
V (” T o ” X R4
=ToXR4
となる。また増幅部の初段トランジスタTR]3の入力
電圧VINは
VIN=VH/2−VC−(3)
となる。With the above configuration, the voltage V0 generated across the resistor R4
is V ("T o "
上記(2)、 (31式から明らかなように電圧■。は
抵抗比率によって一義的に定まり、この値をホール素子
電圧から引いた電圧が初段トランジスタの入力電圧とな
る。したがって、増幅部に必要な電源電圧VCCば
VCC≧VF+VIN
となり、上記(2)式の抵抗比率を適当に定めることに
より、入力回路を動作させるのに必要な電源電圧vcc
をVF〜2VFの間、例えば1vに設定することができ
る。(2) above, (As is clear from Equation 31, the voltage ■) is uniquely determined by the resistance ratio, and the voltage obtained by subtracting this value from the Hall element voltage becomes the input voltage of the first stage transistor. If the power supply voltage VCC is VCC, then VCC≧VF+VIN, and by appropriately determining the resistance ratio in equation (2) above, the power supply voltage VCC required to operate the input circuit can be determined.
can be set between VF and 2VF, for example, 1v.
(f1発明の効果
以」二のようにこの発明によれば、入力回路を作動させ
るための電源電圧VCCを2VF以下に設定することが
できるため、電源電圧が低電圧の電子機器にも組み込む
ことができる。また抵抗分割回路、電流変換回路、電圧
変換回路等は簡単な回路の組合せによって構成できるた
め、回路構成も複雑化しない利点がある。(f1 Effects of the Invention) According to this invention, the power supply voltage VCC for operating the input circuit can be set to 2VF or less, so it can be incorporated into electronic equipment with a low power supply voltage. Furthermore, since the resistance divider circuit, current conversion circuit, voltage conversion circuit, etc. can be configured by a combination of simple circuits, there is an advantage that the circuit configuration does not become complicated.
第1図はこの発明の実施例である入力回路の回路図を示
し、第2図は従来の入力回路の初段トう・ンジスクとホ
ール素子の結合部を示す図である。
1−ポール素子。FIG. 1 shows a circuit diagram of an input circuit according to an embodiment of the present invention, and FIG. 2 is a diagram showing a coupling portion between a first-stage connector and a Hall element of a conventional input circuit. 1-pole element.
Claims (1)
割した電圧を電流変換する電流変換回路と、その変換し
た電流を抵抗によって電圧変換しその変換電圧をホール
素子出力に加えてホール素子出力をレベルシフトする出
力電圧変換回路とを備えてなるホール素子の入力回路。(1) A resistance divider circuit that divides the power supply voltage with resistance, a current conversion circuit that converts the divided voltage into a current, and a resistor that converts the converted current into a voltage and adds the converted voltage to the Hall element output and outputs the Hall element. A Hall element input circuit comprising an output voltage conversion circuit that level-shifts the output voltage.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13356384A JPS6112107A (en) | 1984-06-27 | 1984-06-27 | Input circuit of hall element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13356384A JPS6112107A (en) | 1984-06-27 | 1984-06-27 | Input circuit of hall element |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6112107A true JPS6112107A (en) | 1986-01-20 |
JPH0325046B2 JPH0325046B2 (en) | 1991-04-04 |
Family
ID=15107725
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13356384A Granted JPS6112107A (en) | 1984-06-27 | 1984-06-27 | Input circuit of hall element |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6112107A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03274021A (en) * | 1990-03-23 | 1991-12-05 | Mitsubishi Electric Corp | Production of liquid crystal display device |
-
1984
- 1984-06-27 JP JP13356384A patent/JPS6112107A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03274021A (en) * | 1990-03-23 | 1991-12-05 | Mitsubishi Electric Corp | Production of liquid crystal display device |
JP2822558B2 (en) * | 1990-03-23 | 1998-11-11 | 三菱電機株式会社 | Liquid crystal display device and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
JPH0325046B2 (en) | 1991-04-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4647839A (en) | High precision voltage-to-current converter, particularly for low supply voltages | |
KR900008752B1 (en) | Current mirror circuit | |
JP2888182B2 (en) | Flip-flop circuit | |
JPS6112107A (en) | Input circuit of hall element | |
JPS58181310A (en) | Voltage gain control amplification device | |
JPH06169225A (en) | Voltage current conversion circuit | |
JP3058998B2 (en) | Semiconductor integrated circuit device | |
JPH0799802B2 (en) | Level shift circuit | |
JP2591853B2 (en) | Clamp circuit | |
JPS60152123A (en) | Level converting circuit | |
JPH037409A (en) | Buffer circuit | |
JPH0349317A (en) | Signal level conversion circuit | |
JPS62249517A (en) | Voltage comparator | |
JPH0246093Y2 (en) | ||
JPS63294113A (en) | Hysteresis comparator | |
JPH03153112A (en) | Method and circuit for shifting bias | |
JPS61260314A (en) | Constant current power supply circuit | |
JPS63275217A (en) | Hysteresis comparator | |
JPH0214604A (en) | Power amplifier | |
JPH02218205A (en) | Current/voltage converting circuit | |
JPH0716151B2 (en) | Wave shaping circuit | |
JPS63280517A (en) | Logic circuit | |
JPS63302619A (en) | Switching circuit | |
JPH0375977A (en) | Multiplying circuit | |
JPS63280516A (en) | Logic circuit |