JPS6080600U - Electrically erasable PROM - Google Patents
Electrically erasable PROMInfo
- Publication number
- JPS6080600U JPS6080600U JP17255583U JP17255583U JPS6080600U JP S6080600 U JPS6080600 U JP S6080600U JP 17255583 U JP17255583 U JP 17255583U JP 17255583 U JP17255583 U JP 17255583U JP S6080600 U JPS6080600 U JP S6080600U
- Authority
- JP
- Japan
- Prior art keywords
- electrically erasable
- erasable prom
- write operation
- built
- completed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は、本実施例のブロック図を示し、第２図は動作
のタイミングチャート図を示す。
尚、図において、１・・・・・・クロック発生回路、２
・・・・・・カウンター回路、３・・・・・・フリップ
フロップである。FIG. 1 shows a block diagram of this embodiment, and FIG. 2 shows a timing chart of the operation. In the figure, 1... clock generation circuit, 2
. . . Counter circuit, 3 . . . Flip-flop.
Claims (1)
ータと比較する事により、書込み動作の完了を確認する
マージン測定回路番内蔵した電気的消去型ＦＲＯＭにて
、設定された時間内に書込み動作が完了しない時のみ、
読み出し禁止信号を出力する回路を内蔵した事を特徴と
する電気的消去型ＦＲＯＭ０After the write operation, the written data is read and compared with the write data to confirm the completion of the write operation.The write operation is completed within the set time using the electrically erasable FROM with a built-in margin measurement circuit number. Only if it is not completed,
Electrically erasable FROM0 featuring a built-in circuit that outputs a read inhibit signal
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17255583U JPS6080600U (en) | 1983-11-08 | 1983-11-08 | Electrically erasable PROM |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17255583U JPS6080600U (en) | 1983-11-08 | 1983-11-08 | Electrically erasable PROM |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6080600U true JPS6080600U (en) | 1985-06-04 |
Family
ID=30376115
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17255583U Pending JPS6080600U (en) | 1983-11-08 | 1983-11-08 | Electrically erasable PROM |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6080600U (en) |
-
1983
- 1983-11-08 JP JP17255583U patent/JPS6080600U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6080600U (en) | Electrically erasable PROM | |
| JPS5942640U (en) | flip-flop circuit | |
| JPS5851361U (en) | Microcomputer control circuit | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS6044298U (en) | memory write circuit | |
| JPS6074297U (en) | RAM access circuit | |
| JPS603999U (en) | LSI with built-in memory | |
| JPS60166036U (en) | Preset data writing device | |
| JPS5915992U (en) | Clock device with timetable data notification function | |
| JPS60176481U (en) | display control device | |
| JPS58171563U (en) | stage signal tracer | |
| JPS58118599U (en) | Storage device | |
| JPS60135869U (en) | Interleaving RAM read/write pulse generation circuit | |
| JPS58169754U (en) | Information phase conversion circuit | |
| JPS60172194U (en) | Display method of dot matrix display | |
| JPS59130146U (en) | memory device | |
| JPS617000U (en) | Built-in memory LSI | |
| JPS60163376U (en) | comparison tester | |
| JPS59164335U (en) | pulse generator | |
| JPS59126304U (en) | Interface device for providing detection data to the sequencer | |
| JPS5863633U (en) | clock control circuit | |
| JPS5939499U (en) | Main memory error bit display circuit | |
| JPS60164258U (en) | data transfer control device | |
| JPS61168761U (en) | ||
| JPS60158254U (en) | Small electronic device with data storage function |