JPS6035636U - Flip-flop circuit with inversion inhibit mode - Google Patents
Flip-flop circuit with inversion inhibit modeInfo
- Publication number
- JPS6035636U JPS6035636U JP12667483U JP12667483U JPS6035636U JP S6035636 U JPS6035636 U JP S6035636U JP 12667483 U JP12667483 U JP 12667483U JP 12667483 U JP12667483 U JP 12667483U JP S6035636 U JPS6035636 U JP S6035636U
- Authority
- JP
- Japan
- Prior art keywords
- flip
- flop circuit
- inversion
- output
- inhibit mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は、従来のフリップフロップ回路を示す回路図、
第2図は、本考案の一実施例を示す回路図である。
主要部分の符号の説明、2・・・R−Sフリップフロッ
プ、G5. G6・・・NORゲート、DI、D2・・
・ダイオード。FIG. 1 is a circuit diagram showing a conventional flip-flop circuit,
FIG. 2 is a circuit diagram showing an embodiment of the present invention. Explanation of symbols of main parts, 2...R-S flip-flop, G5. G6...NOR gate, DI, D2...
·diode.
Claims (1)
号及びリセット信号のいずれが入力されても反転しない
反転禁止モードを有するフリップフロップ回路であって
、ダイオードを介して前記Q出力及びQ出力をリセット
入力端子及びセット入力端子にそれぞれ帰還する帰還手
段を備えたことを特徴とする反転禁止モードを有するフ
リップフロップ回路。A flip-flop circuit having an inversion prohibition mode in which the Q output and the Q output are in the same predetermined state and are not inverted even if either a set signal or a reset signal is input, and the Q output and the Q output are reset via a diode. 1. A flip-flop circuit having an inversion prohibition mode, characterized in that the flip-flop circuit is provided with feedback means for feeding back to an input terminal and a set input terminal, respectively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12667483U JPS6035636U (en) | 1983-08-15 | 1983-08-15 | Flip-flop circuit with inversion inhibit mode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12667483U JPS6035636U (en) | 1983-08-15 | 1983-08-15 | Flip-flop circuit with inversion inhibit mode |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6035636U true JPS6035636U (en) | 1985-03-12 |
Family
ID=30287955
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12667483U Pending JPS6035636U (en) | 1983-08-15 | 1983-08-15 | Flip-flop circuit with inversion inhibit mode |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6035636U (en) |
-
1983
- 1983-08-15 JP JP12667483U patent/JPS6035636U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
JPS6072037U (en) | Schmitt circuit | |
JPS59189336U (en) | input circuit | |
JPS607156U (en) | mass marker circuit | |
JPS61334U (en) | Tri-state gate element chip | |
JPS58129744U (en) | T flip-flop circuit with priority circuit | |
JPS593632U (en) | time delay circuit | |
JPS59118036U (en) | data input circuit | |
JPS58107633U (en) | Output circuit | |
JPS6057227U (en) | Power-on reset circuit | |
JPS5816564U (en) | hysteresis circuit | |
JPS5952753U (en) | signal transmission circuit | |
JPS59129395U (en) | Motor drive display circuit | |
JPS5948137U (en) | flip-flop circuit | |
JPS58161335U (en) | monostable multivibrator | |
JPS60192199U (en) | programmable selection circuit | |
JPS58101232U (en) | microcomputer | |
JPS5933334U (en) | flip-flop circuit | |
JPS60127016U (en) | crystal oscillator | |
JPS59189335U (en) | Auto clear circuit | |
JPS6014535U (en) | electronic circuit | |
JPS5811330U (en) | Waveform shaping circuit | |
JPS60158332U (en) | reset circuit | |
JPS58141629U (en) | oscillation circuit | |
JPS59118326U (en) | N-stage reset type M-series generation circuit |