JPS60170237A - Method for exposure - Google Patents

Method for exposure

Info

Publication number
JPS60170237A
JPS60170237A JP59024283A JP2428384A JPS60170237A JP S60170237 A JPS60170237 A JP S60170237A JP 59024283 A JP59024283 A JP 59024283A JP 2428384 A JP2428384 A JP 2428384A JP S60170237 A JPS60170237 A JP S60170237A
Authority
JP
Japan
Prior art keywords
exposure
rough
chip
energy
modification
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59024283A
Other languages
Japanese (ja)
Inventor
Akiyoshi Suzuki
章義 鈴木
Yutaka Echizen
裕 越前
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP59024283A priority Critical patent/JPS60170237A/en
Priority to GB08503115A priority patent/GB2155650B/en
Priority to DE19853504938 priority patent/DE3504938A1/en
Publication of JPS60170237A publication Critical patent/JPS60170237A/en
Priority to GB08719665A priority patent/GB2196132B/en
Priority to GB08719915A priority patent/GB2192467B/en
Priority to GB8817065A priority patent/GB2204706B/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70008Production of exposure light, i.e. light sources
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/7055Exposure light control in all parts of the microlithographic apparatus, e.g. pulse length control or light interruption
    • G03F7/70558Dose control, i.e. achievement of a desired dose

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

PURPOSE:To reduce the non-uniformity of an exposure energy given to each chip and thereby to enable the efficient execution of exposure, by applying rough exposure first and modification exposure secondly to each chip on a wafer in a semiconductor exposure apparatus. CONSTITUTION:A plurality of chip regions are put in one group, and rough exposure and modification exposure are applied thereto (one step). This step is repeated thereafter. First the rough exposure (black circles) and modification exposure (white circles) are applied to a line C1 of the chip regions and thereby the exposure of the line C1 is completed. Thereafter the rough exposure and the modification exposure are applied sequentially to each of lines C2, C3, C4 and C5 of the chip regions. A light source is controlled so that a first pulse energy of the rough exposure be about 80-90% of a proper exposure energy and that the remaining necessary exposure energy be given by a second pulse energy of the modification exposure. By this constitution, a strict control of exposure is made possible even when the second pulse fluctuates a little, since the rate of the fluctuation to the entire proper amount of exposure is small.

Description

【発明の詳細な説明】 く技 術 分 野〉 本発明は半導体露光装置、特にステップ&リピート方式
の露光転写装置(以降、ステッパーと称する。)におい
て、パルス光を発する光源あるいは連続光を断続的に発
する光源を用いた場合の露光方法に関するものである。
[Detailed Description of the Invention] Technical Field The present invention relates to a semiconductor exposure apparatus, particularly a step-and-repeat type exposure transfer apparatus (hereinafter referred to as a stepper), which uses a light source that emits pulsed light or a light source that emits continuous light intermittently. The present invention relates to an exposure method using a light source that emits light.

〈従 来 技 術〉 この種のステッパーにおいて、ウエノh上の各チップに
対して1回のパルス(1シヨツト)で七分に露光が完了
するよう、強度の大きい例えばエキシマレーザのような
光源を用いることが考えられている。しかしながら、エ
キシマレーザのパルスエネルギーは、ショット毎にその
大きさが5%前後変動するために、各チップへの露光エ
ネルギーもその変動に応じて変化することになり、従っ
て、解像力、線幅の再現性という点に重大な影響を与え
、デツプの歩留りか低下するおそれがある。
<Prior art> In this type of stepper, a high-intensity light source such as an excimer laser is used to complete the exposure of each chip on the wafer in seven minutes with one pulse (one shot). It is considered to be used. However, since the pulse energy of the excimer laser varies in magnitude by around 5% for each shot, the exposure energy for each chip also changes according to this variation, and therefore the resolving power and line width reproduction are affected. This may have a serious impact on performance and may reduce the yield of the depth.

<]」 的〉 本究明の目的は、上記の欠点を改良するもので、その為
つ:r・・トの各チップ−\の露光エネルギーのLJえ
力を、J丙j[露)を帛よりわずかに少ない露光工不ル
キーを!−jえる粗露光と、残りの必要とされる露光エ
イ・ルキーなtJえる修正露光との2段階に分けること
j7より、各チップ((与えられる顔光エネルギ 0)
・・ラソ・Vを抑制(一般的に、解像ツバ線111、−
への内rta l′Cp−いう点では、露光エネルギー
のバラツギは:3矛1)11後(′(二抑えて)のが好
ましい。)シ2、効イX団く露)11を行な5ことを可
能にする露光方法を拮゛供する。
The purpose of this investigation is to improve the above-mentioned drawbacks, and for this purpose: Slightly less exposure processing than the key! By dividing the remaining required exposure into two stages: a rough exposure with a high value, and a corrective exposure with a high value of the remaining required exposure.
... Suppressing Laso V (generally, resolution collar line 111, -
In terms of the internal rta l'Cp-, the variation in exposure energy is: 3 points 1) After 11 (' (2) is preferable) 2, effect x group) 11 is performed. 5. We provide an exposure method that enables this.

〈実 ノKIL 例) 以下、本発明の実施例について図面を参照しなから説明
ずイ)。
(Example of actual implementation) Hereinafter, embodiments of the present invention will not be described without reference to the drawings.

第1図は、・4=:9明を適用する半導体露光装置の概
略構成図である。lは露光用尤を断続的に発する*諒<
たとえ(言、エキシマレーザ)、2は光源1から発せら
ねた尤を書くための光学ユニット、3は平面ミラーで、
光路を転換させるためのものであり、5はマスク4のパ
ターンをウニノーに転写するための投影光学系、6はウ
ェハである。また、8は制御装置で光源Jから発ぜられ
光学ユニット2を介して平面ミラー3を透過したパルス
エネルギーを測定する測光装置7の出力に基いて、適正
な修正露光エネルギーを放出するよう光源1を制御する
機能を持っている。
FIG. 1 is a schematic diagram of a semiconductor exposure apparatus to which .4=:9 brightness is applied. l emits the light for exposure intermittently *諒<
For example (excimer laser), 2 is an optical unit for recording the light emitted from light source 1, 3 is a plane mirror,
5 is a projection optical system for transferring the pattern of the mask 4 onto the Uni-No, and 6 is a wafer. Reference numeral 8 denotes a control device that controls the light source 1 to emit appropriate corrective exposure energy based on the output of a photometer 7 that measures the pulse energy emitted from the light source J and transmitted through the plane mirror 3 via the optical unit 2. It has the ability to control.

第2図は、本発明による露光′h法の一例を示ず図で、
C7〜C3はそれぞれ複数個のチップ領域(本実施例で
は、3fli’ilまたは5個)をイコするチップ領域
の列を示す。なお、黒丸および白丸の点は、それぞれ、
前述した粗露光用および修正露光用のパルス光を照射す
ることを意味する。
FIG. 2 is a diagram that does not show an example of the exposure method according to the present invention.
C7 to C3 each indicate a row of chip areas that equal a plurality of chip areas (in this embodiment, 3 or 5 chip areas). In addition, the black circle and white circle dots are, respectively.
This means irradiating pulsed light for rough exposure and corrective exposure as described above.

以降、説明の簡略化のため、各々のチップ領域に対して
粗露光用に]パルス、修正露光用に1パルスを照射する
、ずなわち2パルスによる露光方法を、第2図に従って
説明する。
Hereinafter, in order to simplify the explanation, an exposure method using two pulses will be described with reference to FIG. 2, in which each chip area is irradiated with one pulse for rough exposure and one pulse for corrective exposure.

まず、チップ領域毎に粗露光および修正露光を連続して
施し、露光完了後、次のチ4ツブ領域に格付」るという
方法では、前述したような従来の欠点な解消することが
できない。そのため、本実施例では、複数個のチップ領
域を一つのグループとしCまとめてl: ijg 2伸
類の露光を施しく1ステツプとする)、以降このような
ステップを繰り返すと(・5方法を採用しまた3、 第2図において、矢印の順序に従ってまずチップ領域の
列C3((対して、粗露光(黒丸)および修i1E露毘
(白丸)を捲してC1列の露光を完了させる。
First, the above-mentioned conventional drawbacks cannot be overcome by a method in which rough exposure and corrective exposure are successively applied to each chip area, and after the exposure is completed, the next chip area is graded. Therefore, in this embodiment, a plurality of chip areas are grouped into one group and are exposed in the same manner as 1: ijg 2 to form 1 step), and such steps are repeated thereafter (method 5). 3. In FIG. 2, in the order of the arrows, first turn over the rough exposure (black circles) and the rough exposure (white circles) of the chip area to complete the exposure of the C1 column.

(1ステツプ、Il¥1′) 1)J、降、第2図に示す矢印の1噴序に従って、C2
、C3、C4、:l;よびC0のチップ領域列の各々に
対して順次、柑Vへ尤ど修1F露毘とを施12ていく。
(1 step, Il\1') 1) J, descend, follow the arrow 1 sequence shown in Figure 2, C2
, C3, C4, :l; and C0, the modification 1F exposure is sequentially applied to each of the chip region rows.

なお、各チップ91′J域にJJえらJ′Iる粗露光の
第1パルスエネルギーは、適11露方′:エネルギーの
ほぼ80〜90% ri−なろ、にうi□c L 、修
iE露光4の第2パルスエネルギ− 4)J:う(酊、制fAj装置8(1でより)L源1を
制御1する。
Note that the first pulse energy for rough exposure applied to the JJ gill J'I area of each chip 91'J is approximately 80 to 90% of the energy. Second pulse energy of exposure 4 4) J: Control fAj device 8 (from 1) to control L source 1.

このよう1/(分叩1シ5て露光エネルギーを与えるこ
と(屹より、第2パルスが少々変動しても、全体の適正
露光量にχ」ずろ変動割合が小さいので、敗密な露光管
理かり能となる。
By applying exposure energy in this way, even if the second pulse fluctuates a little, the proportion of variation in the overall appropriate exposure amount is small, allowing for precise exposure management. Becomes Karinō.

本実施例は、第2図に示すように、全部で5ステツプの
露光方法であるか、これを1ステツプで行なうことも可
能である。例えは、オフアクメス方式のアライメントを
(iff+えたステッパーの場合、まずウェハ上のすべ
てのチップ領域に対して、1/ザー干渉J1の精度を頼
りに、第1パルス(f11露)’C=)を与える。この
際、各パルスエネルギーは制御装置8により常に検知さ
れており、残りの必安な露光エネルギーの損が該制御装
置8内に謁憶さλ1′ζいる。そして、第]パルスにつ
づいて、第2パルス(修正露光)が全チップ領域に対し
て供給さ+iる。このような方法を用いると、安定した
′11’H 、tど同時に効率の良い露光も行なうこと
ができイ)。
In this embodiment, as shown in FIG. 2, the exposure method includes a total of five steps, or it is also possible to perform this in one step. For example, in the case of a stepper with an off-acme method alignment (if give. At this time, each pulse energy is constantly detected by the control device 8, and the remaining exposure energy loss is stored in the control device 8. Then, following the [th pulse], a second pulse (corrective exposure) is supplied to the entire chip area. By using such a method, efficient exposure can be performed at the same time as stable '11'H and t.

また、TTL (through the lens)
方式のオードアライメン)・の」烏合も上記と全く同じ
なので説明は省略する。
Also, TTL (through the lens)
The alignment of the method (ortho-alignment) is also exactly the same as above, so the explanation will be omitted.

〈効 果〉 本発明は、以上説明したように、、複数のチップ領域に
対してまず粗露光を施し、つづいて修正露光を施すこと
により、露光量を安定化させ、さらにスループット(処
理量)を高めることができる効果がある。
<Effects> As explained above, the present invention stabilizes the exposure amount by first performing rough exposure on a plurality of chip areas and then performing corrective exposure, and further increases the throughput (processing amount). It has the effect of increasing the

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明を適用する半導体露光装置の概略構成
図、第2図は、本発明による露光方法の一例を説明する
ための図である。 1・・・・・・・光 源 2・・・・・光学ユニット 3 ・・ ・・・ ・・ ・Iン 面 ミ ラ −4・
・・・・・・マ ス り 5・・・・・・・投影光学系 6−・・・・・・・ウ エ ハ フ・・・・・・・・測 光 装 置 8・・・・・制御装置 C8〜C5・・・・チップ領域の列 第1図 第2図
FIG. 1 is a schematic configuration diagram of a semiconductor exposure apparatus to which the present invention is applied, and FIG. 2 is a diagram for explaining an example of the exposure method according to the present invention. 1...Light source 2...Optical unit 3...Inside mirror -4.
......Masking 5...Projection optical system 6-...Wafer...Photometering device 8... Control device C8-C5...Chip area row Fig. 1 Fig. 2

Claims (3)

【特許請求の範囲】[Claims] (1)断続的に発せられる露光用光を用いてウエノ・上
に露光転写を行なう露光方法であって、前記ウェハ面内
のチップ領域の内、複数個のチップ領域に対(7て所望
の露光量より少ないエネルギを有する粗露光を施し、つ
づいて前記所望の露光用にするための修正露光を粗露光
を施した前記腹数個のチップ領域に対して施すようなス
テップを、以降繰り返すことによりウエノ・全面のチッ
プ領域の露光を完了させるようにしたことを特徴どする
露光方法。
(1) An exposure method that performs exposure transfer onto a wafer using exposure light that is emitted intermittently, and in which a plurality of chip areas (7) are repeating the steps of applying rough exposure with an energy smaller than the exposure amount, and then applying corrective exposure to obtain the desired exposure to the rough exposed chip areas; The exposure method is characterized in that the exposure of the chip area on the entire surface of the wafer is completed.
(2) 前記ウェハ面内のすべてのチップ領域に対して
相〆光を施し、つづいて該すべてのチップ領域に〆・4
して修正露光を施すことにより露光を完了させるように
したことを特徴とする特許請求の範囲第1項に記載の露
光方法。
(2) Phase light is applied to all chip areas within the wafer surface, and then all chip areas are subjected to
2. The exposure method according to claim 1, wherein the exposure is completed by performing corrective exposure.
(3)修正露光時のチップ領域の位置を、粗露光時のチ
ップ領域の位置と同一になるようにしたことを特徴とす
る特許請求の範囲第1項および第2項のうちいずれか1
項に記載の露光方法。
(3) Any one of claims 1 and 2, characterized in that the position of the chip area during corrective exposure is made to be the same as the position of the chip area during rough exposure.
Exposure method described in section.
JP59024283A 1984-02-01 1984-02-14 Method for exposure Pending JPS60170237A (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP59024283A JPS60170237A (en) 1984-02-14 1984-02-14 Method for exposure
GB08503115A GB2155650B (en) 1984-02-14 1985-02-07 Method and apparatus for exposure
DE19853504938 DE3504938A1 (en) 1984-02-14 1985-02-13 EXPOSURE METHOD AND DEVICE
GB08719665A GB2196132B (en) 1984-02-01 1987-08-20 Exposure method and apparatus
GB08719915A GB2192467B (en) 1984-02-14 1987-08-24 Method and apparatus for exposure
GB8817065A GB2204706B (en) 1984-02-01 1988-07-18 Exposure method and apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59024283A JPS60170237A (en) 1984-02-14 1984-02-14 Method for exposure

Publications (1)

Publication Number Publication Date
JPS60170237A true JPS60170237A (en) 1985-09-03

Family

ID=12133856

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59024283A Pending JPS60170237A (en) 1984-02-01 1984-02-14 Method for exposure

Country Status (1)

Country Link
JP (1) JPS60170237A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015108015A1 (en) * 2014-01-20 2015-07-23 東京エレクトロン株式会社 Exposure device, method for forming resist pattern, and storage medium

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015108015A1 (en) * 2014-01-20 2015-07-23 東京エレクトロン株式会社 Exposure device, method for forming resist pattern, and storage medium
JP2015156472A (en) * 2014-01-20 2015-08-27 東京エレクトロン株式会社 Exposure apparatus, method for forming resist pattern, and storage medium
US10101669B2 (en) 2014-01-20 2018-10-16 Tokyo Electron Limited Exposure apparatus, resist pattern forming method, and storage medium

Similar Documents

Publication Publication Date Title
US5171965A (en) Exposure method and apparatus
US4947047A (en) Exposure system with exposure controlling acoustooptic element
JP2862477B2 (en) Exposure apparatus and method for manufacturing device using the exposure apparatus
JP3630807B2 (en) Scanning exposure apparatus and device manufacturing method using the scanning exposure apparatus
JPH07135167A (en) Scanning aligner and device manufacturing method using the same
JPH09148216A (en) Method of exposure control
US7663734B2 (en) Pattern writing system and pattern writing method
GB2155650A (en) Controlled exposure
KR0167385B1 (en) Scanning exposure apparatus and method for manufacturing devices using the same
JPH0758678B2 (en) Exposure equipment
JPS60170237A (en) Method for exposure
KR100585170B1 (en) Scanner apparatus with twin substrate stages, a semiconductor photo equipment comprising the scanner apparatus and manufacturing method of a semiconductor device using the semiconductor photo equipment
JP2849944B2 (en) Exposure apparatus, energy control apparatus, and semiconductor element manufacturing method
JPS60158449A (en) Exposing device
JPH0715875B2 (en) Exposure apparatus and method
JP2844600B2 (en) Exposure method and exposure apparatus
GB2155647A (en) Controlled exposure
JPH09190966A (en) Scan type exposure system and manufacture of device using it
JP2973737B2 (en) Exposure method and exposure apparatus used for carrying out the method
JP2550658B2 (en) Projection exposure apparatus and projection exposure method
JPS60162258A (en) Exposure device
JPS61162051A (en) Exposing method
JPH0729811A (en) Scanning aligner
JP2915078B2 (en) Energy control method and semiconductor device manufacturing method using the same
JPH02177314A (en) Exposure