JPS60141026A - Receiver possible for interval switching of receiving frequency - Google Patents

Receiver possible for interval switching of receiving frequency

Info

Publication number
JPS60141026A
JPS60141026A JP24557083A JP24557083A JPS60141026A JP S60141026 A JPS60141026 A JP S60141026A JP 24557083 A JP24557083 A JP 24557083A JP 24557083 A JP24557083 A JP 24557083A JP S60141026 A JPS60141026 A JP S60141026A
Authority
JP
Japan
Prior art keywords
switching
reception
control circuit
receiver
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP24557083A
Other languages
Japanese (ja)
Other versions
JPH0525206B2 (en
Inventor
Kazuhiro Sato
一博 佐藤
Masanobu Tanaka
正伸 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP24557083A priority Critical patent/JPS60141026A/en
Publication of JPS60141026A publication Critical patent/JPS60141026A/en
Publication of JPH0525206B2 publication Critical patent/JPH0525206B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Superheterodyne Receivers (AREA)
  • Circuits Of Receivers In General (AREA)

Abstract

PURPOSE:To constitute the receiver with a common specification at the stage of manufacture by utilizing a function of a control circuit of microcomputer constitution so as to attain switching of a reception frequency interval only at the operation of specific condition. CONSTITUTION:The following initial set program is added to a control circuit 7. In the initial set mode, the information of power-on is fetched at first and the on/off of the operating key K1 for up is discriminated at the AM reception at application of power. In case of on-state, the reception frequency interval is switched. In the switching, the frequency is inverted for example to 9kHz from 10kHz. When the inversion occurs, the minimum frequency of the AM reception band is displayed and the end of the interval switching is displayed.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、シンセサイザ一方式で受信周波数が選択で
きるF M /A M受信機匠か瓦わり、特に、AM受
信周波数のインタバルを切り換えることがC:きる受信
周波数インタバル切換可能な受信機に関するものである
[Detailed Description of the Invention] [Field of Industrial Application] The present invention is an alternative to an FM/AM receiver in which the receiving frequency can be selected using a synthesizer, and in particular, it is applicable to an FM/AM receiver that can select the receiving frequency using a synthesizer. C: This relates to a receiver capable of switching reception frequency intervals.

〔背景技術とその問題点〕[Background technology and its problems]

受信機の選局回路忙水晶発振器を基準信号とするP L
 L (Phase −Locked Loop)回路
7使用したシンセサイザー受信機は、PLL回路を制御
回路(マイコン)により操作することによりワンタッチ
で受信周波数の選択、及びブリセント、受信バンドの切
換え等乞行うことができ、きわめて操作性がよい。
P L using the receiver's tuning circuit busy crystal oscillator as the reference signal
A synthesizer receiver using the L (Phase-Locked Loop) circuit 7 can select the reception frequency, change the frequency, and switch the reception band with one touch by operating the PLL circuit with the control circuit (microcomputer). Extremely easy to operate.

第1図はかkるシンセサイザー受信機の概要を示すブロ
ック図で、1はチューナ、2はIF増幅・検波部、3は
増幅器を示す。4は前記チューナ1に選局用の信号を供
給しているPLL回路を示し、このPLL回路4KG″
j局部発振周波数を設定するプログラマブルデバイダ5
.基準信号源6等が含まrている。7は前記プログラマ
ブルデバイダ5に制御信号を供給する制御回路で、この
制御回路(通常マイコンで構成さjているン7は、入力
装置8.メモリ91表示装置10等が共に、シンセサイ
ザー受信機の受信周波の選択、ブリセント。
FIG. 1 is a block diagram showing the outline of such a synthesizer receiver, in which 1 is a tuner, 2 is an IF amplification/detection section, and 3 is an amplifier. 4 indicates a PLL circuit that supplies a signal for tuning to the tuner 1, and this PLL circuit 4KG''
j Programmable divider 5 for setting local oscillation frequency
.. It includes a reference signal source 6 and the like. Reference numeral 7 denotes a control circuit that supplies control signals to the programmable divider 5. This control circuit (usually composed of a microcomputer) includes an input device 8, a memory 91, a display device 10, etc., and a receiver of the synthesizer receiver. Frequency selection, Bricent.

表示、その他の動作をコントロールする中枢部となるも
のである。
This is the central part that controls display and other operations.

か匁るシンザイナー受信機は、国内用ではFM放送につ
いては100KH2の受信周波数インタバルで、AM放
送では9KH7の受信周波数インタバルで放送波が受信
できまるよつKIIIII御回路7から制御信号か前記
プルグラマプルデバイダ5に供給さrるよ5になさ1て
いるが、ヨーロッパ。
For domestic use, the Kamoru Synthener receiver can receive broadcast waves at a reception frequency interval of 100KH2 for FM broadcasting and at a reception frequency interval of 9KH7 for AM broadcasting. The pull divider 5 is supplied to 5 and 1 is supplied to Europe.

その他の一部地域ではAM放送につい壬はl0KH。In some other areas, AM broadcasting is 10KH.

の受信インタバルとなっているところも多い。In many places, the reception interval is .

そのkめ−AM放送については受信周波数のインタバル
y79 K Hz / 10 Kz K切り換えるスィ
ッチ11乞前記制御回路TVC付加し、国際的にも使用
できる受4i機とすることが好ましい。
For K-AM broadcasting, it is preferable to add a switch 11 for changing the receiving frequency interval from 79 KHz to 10 KHz, and to add the control circuit TVC to create a receiver that can be used internationally.

しかし、このす」換用のスイッチ11に’追加するため
に同一機種で受信機の仕様を2m類とするごとはンヤー
シイの共通化が計21ないため製造段階でコストアップ
ヶ招くという問題がある。
However, if the specifications of the receiver of the same model are set to 2m in order to be added to the replacement switch 11, there is a problem in that the cost increases at the manufacturing stage because there is no commonality of the receiver.

〔発明の目的〕[Purpose of the invention]

この発明は、h)Nる問題点を解決すべくなさ4にもθ
〕−ひ、マイコンで構成さjている制御回路の機能を利
用して特定条件の操作でのみ受信周波数インタバルを切
り換えることができるようにし5、製造段1昔で共通し
た仕様のもとで構成−c錬る受信周波数インタバル切換
可能な受信機を提供するもの−Cある。
This invention is intended to solve the problems h)N.4 and θ
] - H. Using the function of the control circuit composed of a microcomputer, it is possible to switch the receiving frequency interval only by operation under specific conditions. -C provides a receiver capable of switching reception frequency intervals.

〔発明の概要〕[Summary of the invention]

この発明は、受信周波数インタバル切換回路が付加さn
ている制御回路を備えているシンセサイザー受信機忙お
いて、イニシャル設定時に出力さがオンとなっていると
きは前記制御回路によって受信周波数インタバルが切り
換わるように制御さrる。したがって、国内用2国外用
を問わず、全て同一仕様で受信機を製造することができ
るようになる。
In this invention, a receiving frequency interval switching circuit is added.
In a synthesizer receiver equipped with a control circuit, when the output is on at the time of initial setting, the control circuit controls the receiving frequency interval to be switched. Therefore, it becomes possible to manufacture receivers with the same specifications regardless of whether they are used domestically or internationally.

〔実施例〕〔Example〕

第2図はこの発明の一実施例〉説明するために示した制
郡回路70入力回路−C,C+、Cx 、Cs *・・
・・・・はテークが入力さrる端子、DGI、DG2・
開・け前記端子C1,C7,C3・・・・・・に接続さ
jているタイオードD1.02 、C3・・・・・・、
及び操作キーに、。
FIG. 2 shows one embodiment of the present invention. The control circuit 70 input circuit shown for explanation - C, C+, Cx, Cs *...
... is the terminal where take is input, DGI, DG2.
Open the diodes D1.02, C3, connected to the terminals C1, C7, C3...,
and operation keys.

に2.に、・・・・σ)オン・オフ状態をテークとして
一部り込むためのデジット出方線を示す。
2. ,...σ) shows the digit output line for partially incorporating the on/off state as a take.

マトリックス回路乞形成している前記タイオーF D+
 、 C2、D 3・・・・・・ のジャンパー線によ
るオン・オフ情報は、例えは受信機の機種又はパーツの
特性・データ等を製造段階で制御回路Tに入力させるも
のであり、例えば前述した受信周波数インタバルI O
K/9K の切り換えも、例えばタイオードD1のジャ
ンパースイッチs1のオン・オフ状態で切り換えること
がt′きる。
The matrix circuit forming the Taioh F D+
, C2, D3... The on/off information provided by the jumper wires is for example to input the characteristics and data of the receiver model or parts into the control circuit T at the manufacturing stage. received frequency interval IO
K/9K can also be switched, for example, by turning on/off the jumper switch s1 of the diode D1.

又、操作キーK11に2.に3・・・・・・は受信周波
数のアップ操作、タヮン操作、プリセット、チャンネル
選択、ハンド切換え等においてオン・()操作さ才1、
その情報がデジット出方線D G tによって読み込ま
わる。
In addition, 2. is pressed to the operation key K11. 3. The on () function is used for up-setting the reception frequency, turn-on operation, presetting, channel selection, hand switching, etc. 1,
The information is read by the digit output line DGt.

したがって、端子C,VCついていえば、デジット出方
線DG、に信号があるとき【工受信周波数インタバル]
(IK/9にの切り換え指令が読み込ま札デジット出力
線DG、I/(出力があったときは、操作キーに1′1
丁なわち受信局t&数の7ツブ操作の情報が読み込まれ
ること馨示す。
Therefore, regarding terminals C and VC, when there is a signal on the digit output line DG, [manufacturing reception frequency interval]
(When the switching command to IK/9 is read, the tag digit output line DG, I/ (when there is an output, 1'1
In other words, the information on the 7-tab operation of the receiving station t&number is read.

この発明は、か匁る制御機能ケ持つ制御回路7に次のよ
うなイニシャル設定プログラムケ追加する。
In this invention, the following initial setting program is added to the control circuit 7 having a control function.

まず、イニシャル設定モードにおいては電源をオンにし
たときの情報を取り込み、このとき、受なわら、を源オ
フした前回の受信状態がAMであると錠はアップ用の操
作キーに1がオンになっているかどうかを判定する。そ
して、このとき、アップ用の操作キーに1がオンの状態
になっているときは受信周波数インタバルを切り換える
。この切り換えは受信周波数インタバルが1oKH2と
なっているときは9KH,に、9KH2になっていると
き10KH2に反転させるものである。そして、さらに
この反転があったときはAM受信バンドの最低周波数を
表示し、受信周波数イ/クバルl OK/9 Kの切り
換えか終了したことを表示する。
First, in the initial setting mode, the information when the power is turned on is imported, and at this time, if the reception state was AM when the power was turned off last time, the lock will turn on the 1 on the operation key for up. Determine whether it is. At this time, if 1 is on in the up operation key, the reception frequency interval is switched. In this switching, when the reception frequency interval is 1oKH2, it is inverted to 9KH, and when it is 9KH2, it is inverted to 10KH2. When this reversal occurs further, the lowest frequency of the AM reception band is displayed, indicating that the switching of the reception frequency I/OK/9K has been completed.

ユーザは、通常、受信機のt源ンオンとする前にアップ
用の操作キーに+’t”押した状態に一’(ることは殆
んどないから、受信機の操作中に誤って受信周波数イン
タバルl OK/9 Kの切り換えが行わrることはな
く、受信周波数インタバルI OK/9にの切り換えは
、説明書等によつ工切り換え手順を納得したあとの意識
的な操作でのみ行わjることになる。
Normally, users rarely press +'t' on the up operation key before turning on the receiver's t source, so users may accidentally receive data while operating the receiver. Frequency interval l OK/9 K will not be switched, and reception frequency interval I OK/9 will only be switched by conscious operation after understanding the switching procedure according to the manual, etc. It will happen.

以上の説明″r:ば、アップ用の操作キーに1 乞受信
周波数インタバルの切−@”c−一に指定したが、電源
がオン状態匠なる前に操作される受信周波数インタバル
の切換キーは受信周波数のダワンキーであってもよく、
他の操作キーであってもよい。
In the above explanation, "r:", the up operation key is specified as "1". It may be the dawan key of the receiving frequency,
Other operation keys may also be used.

第3図は、イニシャル設定時にセットさrている受信周
波数インタバルの切換えプルグラム暑フローチャートと
しkもので、ルーチンAは工場出荷時等に行わjるリセ
ット動作にもとづいて制御回路7が受けるイニシャル設
定動作の一例を示すプログラムである。すなわち、この
ルーチンAでは受信機の機種に応じたデータがデジット
出力線D G +の出力によって制御回路7に人力さr
ると共に、従来は、このルーチンAで受信周波数インク
パルIOK/9にの切り換え情報も読みとらjていた。
FIG. 3 is a program flowchart for switching the receiving frequency interval set at the time of initial setting. Routine A is the initial setting operation that the control circuit 7 undergoes based on the reset operation performed at the time of factory shipment. This is a program showing an example. That is, in this routine A, data corresponding to the receiver model is manually input to the control circuit 7 by the output of the digit output line DG+.
At the same time, conventionally, this routine A also read information on switching the receiving frequency to ink pulse IOK/9.

ルーチンBは、この発明の受信周波数インタバル切換え
プログラムtフロチャートとしたもので、まず、電源オ
ン時に受信バンドがMW(AM)となっていたかどうか
を判定し、このときMWとなっていないときは、通常の
受信モードプログラム′ひ制御回路7を動作させる。若
しMWとなっているときはデジット出力線D02に信号
を出して操作キー(に1.に2・・・・・・)の状態を
判定し、前述したようにアップ用の操作キーに、がオン
となっているかどうかt判定する。アンプ操作となって
いないときは通常の受信モードになるか、アップ操作と
なっているときはタイマを動作して、再びアップ用の操
作キーに1のオン・オフ状態を判定し、この判定でもオ
ン状態となっているときけ制御回路γに付加さjている
RAM’%”7リアし、9に/1tlKの切り換え操作
を行う。そして、受信機の周波数表示に最低の受信周波
数を表示し、ユーザに切り換えを認識させたのら通常の
受信モードにする。
Routine B is a flowchart of the reception frequency interval switching program of the present invention. First, it is determined whether the reception band was set to MW (AM) when the power was turned on, and if it was not set to MW at this time, , the control circuit 7 is operated by the normal reception mode program. If it is MW, a signal is sent to the digit output line D02 to determine the state of the operation keys (Ni 1, N, 2, etc.), and as mentioned above, the UP operation key is It is determined whether t is turned on. When the amplifier is not being operated, the mode is set to normal reception mode, or when the up operation is being performed, the timer is activated and the on/off state of 1 is determined for the up operation key again. When it is in the ON state, the RAM added to the threshold control circuit γ is cleared, and the switching operation of 9/1tlK is performed.Then, the lowest receiving frequency is displayed on the frequency display of the receiver. , after making the user aware of the switching, the mode is changed to normal reception mode.

なお、受信バンドかMWかどうかを判定するプログラム
、及びタイマ乞動作して一7ツブ用の操作キーに、のオ
ン状態を再度確認するプログラムは省略してもよい。
Note that the program for determining whether the reception band is MW or not, and the program for operating the timer and reconfirming the ON state of the 17 key operation keys may be omitted.

〔発明の効果〕 以上説明したように、この発明の受信周波数インタバル
の切り換えは、イニシャル設定時に出力さt′Iるテジ
ソト出力IMK接vcさjている受信(幾の操作キーか
、電源のオン操作時[−1−でにオンとなしっていたか
どうかを制御回路のブロクラム産より判定し、この判定
によって受信周波数のインタバ四を切り換えるよ5KL
7CのC,国内用、及び国・1 外用を問わず同一仕様のもとて受信機欠製造することか
−Cきるという利点がある。
[Effects of the Invention] As explained above, switching of the receiving frequency interval of the present invention is achieved by changing the receiving frequency interval that is output at the time of initial setting. At the time of operation, the block control circuit of the control circuit determines whether or not it is turned on at [-1-, and depending on this determination, the receiving frequency interrupter 4 is switched.5KL
7C has the advantage of being able to manufacture receivers with the same specifications regardless of whether they are for domestic or foreign use.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はンンセザイザー受信機の概要を示すブロック図
、第2図はイニシャル設定時、及び受信モードにおいて
制御回路に入力さVろチータケ構hyfるダイオード、
及び操作キーのマトリックス回路図、第3図はこの発明
の受信インタバル切り換え動作の一例を示すフローチャ
ートである。 図中、4はPLL回路、5はプログラマフルデバイダ、
7は制御回路、8 ij入力装置、DG、。 D G 2・・・・・はデジット出力線、Kl、に2・
・・・・は操作キーを示す。 第2図 第3図
Fig. 1 is a block diagram showing an overview of the sensor receiver, and Fig. 2 shows the diodes that are input to the control circuit during initial settings and in reception mode.
and a matrix circuit diagram of operation keys, and FIG. 3 is a flowchart showing an example of the reception interval switching operation of the present invention. In the figure, 4 is a PLL circuit, 5 is a programmer full divider,
7 is a control circuit; 8 is an input device; DG; D G 2... is the digit output line, Kl, 2.
...indicates an operation key. Figure 2 Figure 3

Claims (1)

【特許請求の範囲】[Claims] 、 受信周波数インタバル切換回路が付加さjている制
御回路を備えているシンセサイザー受信機におい−C,
帥記制御回路のイニシャル設定時に出力さnるデジット
出力mK受信周波数を選択する操作キーを接続し、市、
源オン操作時に前記操作キーの特定した接点がオンとな
っているときけ受信周波数インタバルが切り換わるよう
に構成さnていることン特徴とする受信周波数インタバ
ル切換可能な受信機。
In a synthesizer receiver equipped with a control circuit to which a receiving frequency interval switching circuit is added,
Connect the operation key that selects the digit output mK receiving frequency that is output when the controller control circuit is initialized, and
1. A receiver capable of switching reception frequency intervals, characterized in that the reception frequency interval is switched when a specified contact point of the operation key is turned on during a power-on operation.
JP24557083A 1983-12-28 1983-12-28 Receiver possible for interval switching of receiving frequency Granted JPS60141026A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP24557083A JPS60141026A (en) 1983-12-28 1983-12-28 Receiver possible for interval switching of receiving frequency

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP24557083A JPS60141026A (en) 1983-12-28 1983-12-28 Receiver possible for interval switching of receiving frequency

Publications (2)

Publication Number Publication Date
JPS60141026A true JPS60141026A (en) 1985-07-26
JPH0525206B2 JPH0525206B2 (en) 1993-04-12

Family

ID=17135678

Family Applications (1)

Application Number Title Priority Date Filing Date
JP24557083A Granted JPS60141026A (en) 1983-12-28 1983-12-28 Receiver possible for interval switching of receiving frequency

Country Status (1)

Country Link
JP (1) JPS60141026A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63263925A (en) * 1987-04-22 1988-10-31 Matsushita Electric Ind Co Ltd Multi-functional acoustic equipment
JPH01154087A (en) * 1987-12-10 1989-06-16 Yokogawa Electric Corp Display-input apparatus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5297445A (en) * 1977-01-27 1977-08-16 Toshiba Corp Initial state setting circuit at turning on of power source in electro nic range
JPS55107744U (en) * 1979-01-24 1980-07-28
JPS57133546A (en) * 1981-02-06 1982-08-18 Nippon Gakki Seizo Kk Control circuit of magnetic recording and reproducing device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5297445A (en) * 1977-01-27 1977-08-16 Toshiba Corp Initial state setting circuit at turning on of power source in electro nic range
JPS55107744U (en) * 1979-01-24 1980-07-28
JPS57133546A (en) * 1981-02-06 1982-08-18 Nippon Gakki Seizo Kk Control circuit of magnetic recording and reproducing device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63263925A (en) * 1987-04-22 1988-10-31 Matsushita Electric Ind Co Ltd Multi-functional acoustic equipment
JPH01154087A (en) * 1987-12-10 1989-06-16 Yokogawa Electric Corp Display-input apparatus
JPH0631928B2 (en) * 1987-12-10 1994-04-27 横河電機株式会社 Display / input device

Also Published As

Publication number Publication date
JPH0525206B2 (en) 1993-04-12

Similar Documents

Publication Publication Date Title
KR900007182A (en) Radio, VCR, TV Signal Selection System
KR900017381A (en) User programmable switching device
JPS60141026A (en) Receiver possible for interval switching of receiving frequency
KR0181123B1 (en) Mode switching method
KR100436794B1 (en) Combined Radio and Cooking Microwave Oven and The Same Control Method
JP2745835B2 (en) Wireless selective call receiver with clock function
KR960000833Y1 (en) Channel switching circuit in tvcr double tuner
JPS6161577A (en) Television receiver
KR960015133B1 (en) Audio alarm method of tv
JPH0360224A (en) Radio receiver provided with clock display function
JP2002157169A (en) Eeprom accessing device and nonvolatile memory accessing device and method
GB2249201A (en) Dual selection system for a reference frequency for use in a clock
JP2932994B2 (en) Air conditioner controller
JPH10178593A (en) Television tuner
JPH0113461Y2 (en)
KR970007892B1 (en) Device for selecting the local radio frequency and band of a car audio
JP3068683U (en) Broadcasting station signal receiving device
JPH0328623Y2 (en)
KR20010027666A (en) Child-lock setting method for TV
JPH0514132A (en) Radio receiver
JPS61283213A (en) Channel selection device
JPS59153194A (en) Programmable timer
JPH04372290A (en) Channel selection device
JP2001292069A (en) Broadcast receiver and its channel selection method
KR20000014395U (en) Remote controller with dialing mode

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term