JPS60126978A - Motor servo circuit of record and reproduction type video disk player - Google Patents

Motor servo circuit of record and reproduction type video disk player

Info

Publication number
JPS60126978A
JPS60126978A JP58234269A JP23426983A JPS60126978A JP S60126978 A JPS60126978 A JP S60126978A JP 58234269 A JP58234269 A JP 58234269A JP 23426983 A JP23426983 A JP 23426983A JP S60126978 A JPS60126978 A JP S60126978A
Authority
JP
Japan
Prior art keywords
circuit
motor
signal
phase
disk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58234269A
Other languages
Japanese (ja)
Inventor
Katsumi Takeda
竹田 克美
Hiroyuki Matsushima
裕之 松島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Image Information Systems Inc
Hitachi Ltd
Original Assignee
Hitachi Ltd
Hitachi Video Engineering Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Video Engineering Co Ltd filed Critical Hitachi Ltd
Priority to JP58234269A priority Critical patent/JPS60126978A/en
Publication of JPS60126978A publication Critical patent/JPS60126978A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B19/00Driving, starting, stopping record carriers not specifically of filamentary or web form, or of supports therefor; Control thereof; Control of operating function ; Driving both disc and head
    • G11B19/20Driving; Starting; Stopping; Control thereof
    • G11B19/28Speed controlling, regulating, or indicating

Landscapes

  • Rotational Drive Of Disk (AREA)
  • Control Of Electric Motors In General (AREA)

Abstract

PURPOSE:To reduce the wow component of a motor by using the mark signals for record positioning on a disk surface to constitute a phase control system when the information is recorded to a disk and constituting a phase control system when the information is reproduced from the disk with use of the horizontal synchronizing signal separated from the reproduced video signal or the output signal of a frequency generator connected directly to the motor. CONSTITUTION:In an information reproduction mode, a switch circuit 32 is first switched to a terminal (b). While the reproduced signal given from a disk 23 is supplied to an FM demodulation circuit 26 via a pickup 25. A phase wave detection circuit 30 compares the phases between the reproduced horizontal synchronizing signal given from a synchronizing separator circuit 27 and the reference signal given from a reference signal frequency generating circuit 29. In this case, the frequency for sample control is set at 15.734kHz higher than conventional 30Hz by 525 times. As a result, a large open loop gain is obtained for a phase control system as a whole. The phase error signal of the output of the circuit 30 is amplified and processed by a phase compensation circuit 31 and supplied to an adder circuit 15 via the circuit 32 to control a motor 7 via an amplifier circuit 16, a switch circuit 21 and a motor drive circuit 20.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は、記録再生型ビデオディスクプレーヤ等におけ
るモータサーボ回路に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Application of the Invention] The present invention relates to a motor servo circuit in a recording/reproducing video disc player or the like.

〔発明の背景〕[Background of the invention]

記録再生型ビデオディスクプレーヤにおいて円盤状記録
媒体(以下、ディスクと略す)面上の記録位置合わせ用
のマーク信号を検出して位相制御を行うモータサーボ回
路の従来例について第1図を用いて以下詳細に説明する
A conventional example of a motor servo circuit that performs phase control by detecting mark signals for recording position alignment on the surface of a disk-shaped recording medium (hereinafter referred to as disk) in a recording/reproducing video disk player will be described below with reference to FIG. Explain in detail.

第1図は従来のモータサーボ回路を示すブロック図であ
る。
FIG. 1 is a block diagram showing a conventional motor servo circuit.

第1図において、1は赤外発光ダイオード等より成るホ
トセンサー、2は位相制御回路であり、記録位置合わせ
用のマーク信号を波形整形する波形整形回路6と、基準
信号周波数発生回路(発生周波数は5oHz)4と、前
記基準信号周波数と前記記録位置合わせ用のマーク信号
との位相誤差を検出する位相検波回路5と9位相検波回
路5の出力信号を増幅・処理する位相補償回路6により
構成されている。また7はモータ8は周波数発電機であ
る。9は速度制御回路であり、周波数発電機8の出力信
号を一振幅制限す゛るリミッタ回路10と、リミッタ回
路1Q出力の電圧レベルを変換する電圧レベル変換回路
11と。
In FIG. 1, 1 is a photo sensor consisting of an infrared light emitting diode, etc., 2 is a phase control circuit, a waveform shaping circuit 6 that shapes the waveform of a mark signal for recording position alignment, and a reference signal frequency generation circuit (generation frequency (5oHz) 4, a phase detection circuit 5 that detects a phase error between the reference signal frequency and the mark signal for recording position alignment, and a phase compensation circuit 6 that amplifies and processes the output signal of the phase detection circuit 5. has been done. Moreover, the motor 8 7 is a frequency generator. Reference numeral 9 designates a speed control circuit, including a limiter circuit 10 that limits the output signal of the frequency generator 8 by one amplitude, and a voltage level conversion circuit 11 that converts the voltage level of the output of the limiter circuit 1Q.

電圧レベル変換回路11出力の立上りまたは立下りでパ
ルスを発生させる単安定マルチバイブレータ回路(以下
、モノマルチ回路と略す)12とモノマルチ回路12出
力からの直流成分を抽出する低域フィルター回路(以下
、LPF回路と略す)13と、LPF回路16出力信号
を増幅・処理する位相補償回路14により構成されてい
る。15は加算回路で、前記位相制御回路2の出力信号
と前記速度制御回路9の出力信号を加算している。16
は加算回路15の出力を増幅する増幅回路17は基準電
圧発生回路、18は基準電圧発生回路17出力と前記L
PF回路13の出力信号を比較するコンパレータ回路で
ある。19は手動スイッチ20はモータ駆動回路、21
は切換回路でちゃ、モータ起動時、手動スイッチ19’
ia端子に切換えると切換回路21は連動してa端子に
切換わり、増幅回路16の出力信号をモータ駆動回路2
0に入力する。また、手動スイッチ11:b端子をこ切
換えると切換回路21は連動してb端子に切換わりモー
タ駆動回路200Å力をアースに接続し、モータ7を停
止させる。22は加減速制御回路であり、手動スイッチ
19によるモータ起動時、モータ7が除々に回転して前
記LPF回路15の出力電圧が基準電圧発生回路17の
出力電圧値より高くなるまで加速制御を行ない、またモ
ータ停止時、前記LPF回路13の出力電圧が基準電圧
発生回路17の出力電圧値より低くなるまで減速制御を
行なうものである。23はディスク、24はデーイスク
23の内周部にあらかじめ凹凸の形状で記録されている
記録位置合わせ用のマーク信号であり、外部からの映像
信号は奇数フィールド(あるいは偶数フィールド)の垂
直同期信号がこのマーク部分と一致する様に記録される
A monostable multivibrator circuit (hereinafter referred to as a mono-multi-circuit) 12 generates a pulse at the rising or falling edge of the output of the voltage level conversion circuit 11, and a low-pass filter circuit (hereinafter referred to as a mono-multi-vibrator circuit) extracts a DC component from the output of the mono-multi circuit 12. , abbreviated as an LPF circuit) 13, and a phase compensation circuit 14 that amplifies and processes the output signal of the LPF circuit 16. Reference numeral 15 denotes an adder circuit that adds the output signal of the phase control circuit 2 and the output signal of the speed control circuit 9. 16
An amplifier circuit 17 that amplifies the output of the adder circuit 15 is a reference voltage generation circuit, and 18 is a reference voltage generation circuit that amplifies the output of the reference voltage generation circuit 17 and the L
This is a comparator circuit that compares the output signals of the PF circuit 13. 19 is a manual switch 20 is a motor drive circuit, 21
is a switching circuit, and when the motor starts, manual switch 19'
When switched to the ia terminal, the switching circuit 21 switches to the a terminal in conjunction, and the output signal of the amplifier circuit 16 is transferred to the motor drive circuit 2.
Enter 0. Further, when the manual switch 11:b terminal is switched, the switching circuit 21 is interlocked and switched to the b terminal, connecting the motor drive circuit 200A to ground, and stopping the motor 7. 22 is an acceleration/deceleration control circuit which, when the motor is started by the manual switch 19, performs acceleration control until the motor 7 rotates gradually and the output voltage of the LPF circuit 15 becomes higher than the output voltage value of the reference voltage generation circuit 17. Further, when the motor is stopped, deceleration control is performed until the output voltage of the LPF circuit 13 becomes lower than the output voltage value of the reference voltage generation circuit 17. 23 is a disk, 24 is a mark signal for recording position alignment recorded in advance in an uneven shape on the inner circumference of the disk 23, and the video signal from the outside is a vertical synchronization signal of an odd field (or an even field). It is recorded to match this mark part.

このような系において、モータ起動時、前記手動スイッ
チ19がa端子に切換えられると、前述のごとく切換回
路21が連動してa端子に切換わり、増幅回路16出力
の加速電圧がモータ駆動回路20t−経て、モータ7に
印加され、LPF回路13の出力信号が基準電圧発生回
路17の出力電圧より高くなるまで加速される。しかる
後、後述するメカニズムから前記位相制御回路2と速度
制御回路9が引込み動作をして、ディスク23は所定の
回転数で回転する0 次に位相制御回路2と速度制御回路9の動作について説
明する。
In such a system, when the motor is started, when the manual switch 19 is switched to the a terminal, the switching circuit 21 is linked and switched to the a terminal as described above, and the accelerating voltage output from the amplifier circuit 16 is changed to the motor drive circuit 20t. - is applied to the motor 7 and accelerated until the output signal of the LPF circuit 13 becomes higher than the output voltage of the reference voltage generation circuit 17. Thereafter, the phase control circuit 2 and speed control circuit 9 perform a retraction operation using a mechanism described later, and the disk 23 rotates at a predetermined rotational speed.Next, the operations of the phase control circuit 2 and speed control circuit 9 will be explained. do.

第2図はディスク面上の記録位置合わせ用のマーク信号
を第1図におけるホトセンサが検出したときの検出出力
波形を示す波形図である。
FIG. 2 is a waveform diagram showing a detection output waveform when the photosensor in FIG. 1 detects a mark signal for recording position alignment on the disk surface.

第1図に示す様に、ディスク2ろが回転するとホトセン
サー1が記録位置合せ用のマーク信号24を検出し、波
形整形回路3を経て、位相検波回路5に入力される。通
常、ホトセンサー1からは第2図に示したように7v前
後の直流電圧が出力され、記録位置合わせ用のマーク信
号部分においてさらに約1v電圧の低い信号が出力され
る。
As shown in FIG. 1, when the disk 2 rotates, the photosensor 1 detects a mark signal 24 for recording position alignment, which is input to the phase detection circuit 5 via the waveform shaping circuit 3. Normally, the photosensor 1 outputs a DC voltage of about 7V as shown in FIG. 2, and a lower signal of about 1V is output in the mark signal portion for recording position alignment.

次に前記位相検波回路5では、波形整形回路6からの出
力信号と基準信号発生回路4の出力信号との位相比較が
行なわれ、誤差信号が出力される。該出力は位相補償回
路6を経て、増幅・処理された後、加算回路15に入力
される。
Next, the phase detection circuit 5 compares the phases of the output signal from the waveform shaping circuit 6 and the output signal of the reference signal generation circuit 4, and outputs an error signal. The output passes through the phase compensation circuit 6, is amplified and processed, and is then input to the addition circuit 15.

一方、周波数発電機8からの出力信号はリミッタ回路1
0ヲ経て、電圧レベル変換回路11でモノマルチ回路1
2の動作電圧に変換される0モノマルチ回路12では、
入力信号の立上りもしくは立下りに同期したパルスを出
力する。出力したパルスはLPF回路13を経ることに
より、直流成分が抽出され、位相補償回路14で増幅・
処理された後、前記位相制御回路2の出力信号と共に加
算回路15に入力される。さらに前述のごとく、増幅回
路16.切換回路21.モータ駆動回路20ヲそれぞれ
経て、モータ7の回転数を制御している。
On the other hand, the output signal from the frequency generator 8 is transmitted to the limiter circuit 1
After 0, mono multi circuit 1 with voltage level conversion circuit 11
In the 0 mono multi circuit 12, which is converted to an operating voltage of 2,
Outputs a pulse synchronized with the rising or falling edge of the input signal. The output pulse passes through the LPF circuit 13, where the DC component is extracted, and the phase compensation circuit 14 amplifies and amplifies it.
After being processed, it is input to the adder circuit 15 together with the output signal of the phase control circuit 2. Furthermore, as mentioned above, the amplifier circuit 16. Switching circuit 21. The rotation speed of the motor 7 is controlled through each motor drive circuit 20.

このように、記録再生型ビデオディスクプレ−ヤでは、
特にディスクへの情報記録時、ホトセンサー1からの記
録位置合わせ用のマーク信号部分の情報が不可欠であり
、これにより前述のごとく位相制御回路2を動作させて
いる。ところが、従来の技術においては、ホトセンサ1
から出力される記録位置合わせ用のマーク信号の周波数
はモータ回転周波数と同じ3011zでありこの周波数
で位相制御系のサンプル制御を構成しているため、開ル
ープゲインを大きく取ることができない。このため、デ
ィスク23の風損。
In this way, in a recording/playback type video disc player,
Particularly when recording information on a disk, information on the mark signal portion for recording position alignment from the photosensor 1 is essential, and this information operates the phase control circuit 2 as described above. However, in the conventional technology, the photo sensor 1
The frequency of the mark signal for recording position alignment outputted from the motor is 3011z, which is the same as the motor rotation frequency, and since this frequency constitutes the sample control of the phase control system, it is not possible to obtain a large open loop gain. Therefore, the windage loss of the disk 23 occurs.

その他の影響で、モータ7のワウ成分が最大10μSp
p&j発生し、後段の信号処理系におけるCharge
 Coupled Device(以下、CODと略記
する。)による時間軸補正系(図示省略する)が不安定
となる問題点が生じていた。
Due to other influences, the wah component of motor 7 is up to 10 μSp.
P&J occurs and Charge in the subsequent signal processing system
A problem has arisen in that a time axis correction system (not shown) using a coupled device (hereinafter abbreviated as COD) becomes unstable.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、前記した従来技術の欠点をなく、シ、
記録再生型ビデオディスクプレーヤ等におけるモータの
ワウ成分を低減しうるモータサーボ回路を提供すること
にある。
The object of the present invention is to eliminate the drawbacks of the prior art described above, and to
An object of the present invention is to provide a motor servo circuit that can reduce the wow component of a motor in a recording/reproducing video disc player or the like.

〔発明の概要〕[Summary of the invention]

本発明の要点は、ディスクへの情報記録時の位相制御系
をディスク面上記録位置合わせ用のマーク信号をmmい
て構成し、またディスクからの1青感再生時の位相制御
系は再生映像信号から分離した水平同期信号もしくはモ
ータに直結された周波数発電機の出力信号を用いて構成
するようにした点にある。
The main point of the present invention is that the phase control system when recording information on the disk is configured by using a mark signal for recording position alignment on the disk surface, and the phase control system when reproducing one blue feeling from the disk is configured using the reproduced video signal. The point is that it is configured using a horizontal synchronization signal separated from the motor or an output signal of a frequency generator directly connected to the motor.

〔発明の実施例〕[Embodiments of the invention]

第3図は本発明の一実施例を示すブロック図である。 FIG. 3 is a block diagram showing one embodiment of the present invention.

第6図において、第1図と同一機能を有する部分は同一
番号を示し、その説明を省略する。
In FIG. 6, parts having the same functions as those in FIG. 1 are designated by the same numbers, and their explanations will be omitted.

また、25は信号を再生するピックアップ、26はF’
 M復調回路、27は水平同期信号全分離する同期16
号分離回路である。また、28は情報再生系の第2の位
相制御回路であり、水平同期信号周波数の基準信号を発
生する基準信号発生回路29と、前記基準信号と再生水
平同期信号との位相誤差を検出する位相検波回路30と
1位相検波回路30の出力信号を増幅・処理する位相補
償回路31により構成されている。62は切換回路で、
ディスク23への情報記録時はa端子に、情報再生時は
b端子に切換えられる。
Also, 25 is a pickup for reproducing the signal, and 26 is F'
M demodulation circuit 27 is a synchronization circuit 16 that separates all horizontal synchronization signals
This is a signal separation circuit. Further, 28 is a second phase control circuit of the information reproduction system, which includes a reference signal generation circuit 29 that generates a reference signal of the horizontal synchronization signal frequency, and a phase control circuit that detects a phase error between the reference signal and the reproduced horizontal synchronization signal. It is composed of a detection circuit 30 and a phase compensation circuit 31 that amplifies and processes the output signal of the 1-phase detection circuit 30. 62 is a switching circuit;
When recording information on the disc 23, the terminal is switched to the a terminal, and when reproducing information, the terminal is switched to the b terminal.

第3図において、速度制御回路9および第1の位相制御
回路2等の動作については、第1図に示した従来技術と
同じため省略し、ここでは第2の位相制御回路28の動
作を中心に説明する。
In FIG. 3, the operations of the speed control circuit 9, the first phase control circuit 2, etc. are the same as those of the prior art shown in FIG. Explain.

情報記録時、前述のように切換回路32がa端子に切換
えられ、従来技術で示したような所定動作を行ない、モ
ータ7が制御される。
When recording information, the switching circuit 32 is switched to the a terminal as described above, and the motor 7 is controlled by performing the predetermined operation as shown in the prior art.

次に、情報再生時は、寸ず切換回路32がb端子に切換
えられる。一方、ディスク23からの再生信号がピッ、
グアツブ25ヲ経て、FM復調回路26に入力される。
Next, when reproducing information, the instant switching circuit 32 is switched to the b terminal. On the other hand, the playback signal from the disk 23 beeps.
The signal is input to the FM demodulation circuit 26 through the filter 25.

この再生信号はFM復調回路26で映像信号に復調され
、さらに同期分離回路27において水平同期信号が分離
され出力される。
This reproduced signal is demodulated into a video signal by an FM demodulation circuit 26, and further a horizontal synchronization signal is separated and outputted by a synchronization separation circuit 27.

位相検波回路30では同期分離回路27からの再生水平
同期1言号が基準信号周波数発生回路29からの基準信
号と位相比較されるが、この際のサンプル制御の周波数
は15.734KHzで、従来の30H4に比べて52
5倍高いため、位相制御系全体としては大きな開ループ
ゲインが得られることになる。
In the phase detection circuit 30, the phase of one reproduced horizontal synchronization word from the synchronization separation circuit 27 is compared with the reference signal from the reference signal frequency generation circuit 29, but the sampling control frequency at this time is 15.734 KHz, which is different from the conventional one. 52 compared to 30H4
Since it is five times higher, a large open-loop gain can be obtained for the entire phase control system.

位相検波回路30出力の位相誤差信号はさらに位相補償
回路ろ1で増幅・処理され、切換回路32ケ経て加算回
路15へと入力される。この後、増幅回路16.切換回
路21.モータ駆動回路20をそれぞれ経て、モータ7
を制御する。
The phase error signal output from the phase detection circuit 30 is further amplified and processed by the phase compensation circuit 1, and is input to the addition circuit 15 through 32 switching circuits. After this, the amplifier circuit 16. Switching circuit 21. After passing through the motor drive circuit 20, the motor 7
control.

これにより、ディスク23からの情報再生時、ディスク
23の風損その他の影響で発生するモータ7のワウ成分
が低減化され、後段の信号処理系におけるC CI) 
(図示省略する)による時間軸補正系は安定となる。
As a result, when reproducing information from the disk 23, the wow component of the motor 7 that occurs due to windage damage of the disk 23 and other effects is reduced, and the CCI in the subsequent signal processing system is reduced.
(not shown) becomes stable.

第4図は本発明の他の実施例を示すブロック図である。FIG. 4 is a block diagram showing another embodiment of the present invention.

第4図において、33はリミッタ回路、64は電圧レベ
ル変換回路、である。
In FIG. 4, 33 is a limiter circuit, and 64 is a voltage level conversion circuit.

本実施例では、第4図に示1−だように情報再生時、モ
ータに直結されたモータ回転周波数より高い周波数を有
する周波数発電機8の出刃信号を用いて、位相制御系を
構成している。この場合も、前述の実施例と同様にモー
タのワウ成分が低減化される。ただし、基準信号発生器
として、周知のフライホイール発振器を用いている。
In this embodiment, as shown in FIG. 4, when reproducing information, a phase control system is constructed using the blade signal of the frequency generator 8 which is directly connected to the motor and has a higher frequency than the motor rotation frequency. There is. In this case as well, the wow component of the motor is reduced as in the above-described embodiment. However, a well-known flywheel oscillator is used as the reference signal generator.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、ディスクからの情報再生時モータの回
転周波数より高い周波数でサンプル制御を行なうため、
従来に比べて大きな開ループゲインを得ることができ、
ディスクの風損その他の影響で発生するモータのワウ成
分が低減し、後段の信号処理系におけるCCDによる時
間軸補正系が安定するといった効果がある。
According to the present invention, since sample control is performed at a frequency higher than the rotational frequency of the motor when reproducing information from a disk,
It is possible to obtain a larger open loop gain than before,
This has the effect of reducing the motor wow component caused by disk windage and other effects, and stabilizing the time axis correction system using the CCD in the subsequent signal processing system.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のモータサーボ回路を示すブロック図、第
2図は第1図におけるホトセンサの出力波形を示す波形
図、第3図は本発明の一実施例を示すブロック図、第4
図は本発明の他の実施例を示すブロック図、である。 1・・・ホトセンサー 2・・・第1の位相制御回路7
・・・モータ 8・・・周波数発電機9・・・速度制御
回路 16・・・増幅回路18・・・コンパレータ回路 19・・・手動スイッチ 21・・・切換回路22・・
・加減速制御回路 23・・・ディスク24・・・記録
位置合わせ用のマーク信号26・・・FM復調回路 2
7・・・同期信号分離回路28・・・第2の位相制御回
路 62・・・切換回路 33・・・リミッタ回路54・・
・電圧レベル変換回路 第2訂 マーク信号#S分 り千聞
FIG. 1 is a block diagram showing a conventional motor servo circuit, FIG. 2 is a waveform diagram showing the output waveform of the photosensor in FIG. 1, FIG. 3 is a block diagram showing an embodiment of the present invention, and FIG.
The figure is a block diagram showing another embodiment of the present invention. 1... Photosensor 2... First phase control circuit 7
...Motor 8...Frequency generator 9...Speed control circuit 16...Amplification circuit 18...Comparator circuit 19...Manual switch 21...Switching circuit 22...
・Acceleration/deceleration control circuit 23... Disc 24... Mark signal for recording position alignment 26... FM demodulation circuit 2
7... Synchronous signal separation circuit 28... Second phase control circuit 62... Switching circuit 33... Limiter circuit 54...
・Voltage level conversion circuit 2nd edition mark signal #S understanding

Claims (1)

【特許請求の範囲】[Claims] 1)記録再生型ビデオディスクプレーヤ等のモータサー
ボ回路において、ディスクへの情報記録時、円盤状記録
媒体面上にあらかじめ設けられた記録位置合わせ用のマ
ーク部分を検出して基準信号周波数と位相比較を行う第
1の位相制御回路の出力信号と、モータの回転速度変化
を検出して行う速度制御回路の出力信号との加算信号に
よりモータの制御を行いディスクからの情報再生時、再
生映像信号から分離した水平同期信号またはモータに直
結された周波数発電機の出力信号を用いて基準信号周波
数と位相比較を行う第2の位相制御回路の出力信号と、
前記速度制御回路の出力信月との加算信号によりモータ
の制御を行うことを特徴とする記録再生型ビデオディス
クプレーヤ等のモータサーボ回路。
1) In the motor servo circuit of a record/playback type video disc player, etc., when recording information on a disc, a mark part for recording position alignment provided in advance on the surface of a disc-shaped recording medium is detected and the phase is compared with the reference signal frequency. The motor is controlled by the sum of the output signal of the first phase control circuit that performs an output signal of a second phase control circuit that performs phase comparison with a reference signal frequency using a separated horizontal synchronization signal or an output signal of a frequency generator directly connected to the motor;
A motor servo circuit for a recording/reproducing video disc player or the like, characterized in that the motor is controlled by a signal added to the output signal of the speed control circuit.
JP58234269A 1983-12-14 1983-12-14 Motor servo circuit of record and reproduction type video disk player Pending JPS60126978A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58234269A JPS60126978A (en) 1983-12-14 1983-12-14 Motor servo circuit of record and reproduction type video disk player

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58234269A JPS60126978A (en) 1983-12-14 1983-12-14 Motor servo circuit of record and reproduction type video disk player

Publications (1)

Publication Number Publication Date
JPS60126978A true JPS60126978A (en) 1985-07-06

Family

ID=16968317

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58234269A Pending JPS60126978A (en) 1983-12-14 1983-12-14 Motor servo circuit of record and reproduction type video disk player

Country Status (1)

Country Link
JP (1) JPS60126978A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62170072A (en) * 1986-01-21 1987-07-27 Nippon Kogaku Kk <Nikon> Reproducing device for discoid rotary recording medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5233506A (en) * 1975-09-08 1977-03-14 Matsushita Electric Ind Co Ltd Control device of the revolving component of the magnetic recording reproduction device
JPS52128103A (en) * 1976-04-19 1977-10-27 Sanyo Electric Co Ltd Rotary phase control circuit in video signal reproducing unit
JPS551626A (en) * 1978-06-19 1980-01-08 Victor Co Of Japan Ltd Information signal recording and reproducing system
JPS56165956A (en) * 1980-05-22 1981-12-19 Pioneer Video Corp Time axis variation correcting system for reproducing device of recorded information
JPS57162890A (en) * 1981-03-31 1982-10-06 Teac Co Information signal recorder

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5233506A (en) * 1975-09-08 1977-03-14 Matsushita Electric Ind Co Ltd Control device of the revolving component of the magnetic recording reproduction device
JPS52128103A (en) * 1976-04-19 1977-10-27 Sanyo Electric Co Ltd Rotary phase control circuit in video signal reproducing unit
JPS551626A (en) * 1978-06-19 1980-01-08 Victor Co Of Japan Ltd Information signal recording and reproducing system
JPS56165956A (en) * 1980-05-22 1981-12-19 Pioneer Video Corp Time axis variation correcting system for reproducing device of recorded information
JPS57162890A (en) * 1981-03-31 1982-10-06 Teac Co Information signal recorder

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62170072A (en) * 1986-01-21 1987-07-27 Nippon Kogaku Kk <Nikon> Reproducing device for discoid rotary recording medium

Similar Documents

Publication Publication Date Title
JPS60126978A (en) Motor servo circuit of record and reproduction type video disk player
US4422104A (en) Time base error correcting apparatus for video player
JPH07210949A (en) Variable-speed reproducing apparatus of digital vcr
JPS604304Y2 (en) Information recording medium playback device
JPH0544908Y2 (en)
JPH028554B2 (en)
JPH0634308B2 (en) Digital audio playback device
JP2658183B2 (en) Video information playback device
KR970006188B1 (en) One-sided compensation circuit of optical disk player
JPS60126701A (en) Safety device of motor servo circuit
US5233439A (en) Disk player with improved sound during different speed video reproductions
JPH0256769A (en) Time base control system
KR890004059B1 (en) Time-base error compensation circuits of video disc player (vdp)
JPH0458656B2 (en)
KR920005269B1 (en) Phase compensation circuit of video disk player
JPH01298573A (en) Optical disk reproducing device
JPS6232545B2 (en)
JPH0785543A (en) Method of automatically correcting tracking
JPS59128879A (en) Device for correcting fluctuation of time axis
KR19990001701U (en) High Speed Copy Double Deck VSI System with Drum Phase Synchronization Control
JPH02179926A (en) Optical disk recording and reproducing device
JPS6213746B2 (en)
JPS61248686A (en) Disk player
JPH0820907B2 (en) Speed controller
JPH0376044A (en) Video recording and reproducing device