JPS60114443U - Analog-digital converter - Google Patents
Analog-digital converterInfo
- Publication number
- JPS60114443U JPS60114443U JP145984U JP145984U JPS60114443U JP S60114443 U JPS60114443 U JP S60114443U JP 145984 U JP145984 U JP 145984U JP 145984 U JP145984 U JP 145984U JP S60114443 U JPS60114443 U JP S60114443U
- Authority
- JP
- Japan
- Prior art keywords
- analog
- digital converter
- output
- digital
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Analogue/Digital Conversion (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来のアナログ・ディジタル変換装置を示ザ回
路因、第2図は従来のアナログ・ディジタル変換装置が
異常の時の判定手段を示す図、第3図はこの考案の一実
施例を示すアナログ・ディジタル変換装置を示す図であ
る。
図において、11ヨアナログ・ディジタル変換装置、2
は制御回路、3はクロック発生器、4はカウンタ、5A
、5Bはディジタル・アナログ変換装置、6A、6Bは
コンパレータ、7は比較演算回路、8は切換回路、9は
差動増幅器、10は基 ゛単電源、11はフリッ
プ・フロップ、イは外部より入力されたアナログ入力、
口はアナログ・ディジタル変換装置の開始信号であるス
タート信号、ハはクロック発生器からの出力クロック信
号、二 、はカウンタの出力であるディジタル出力、ホ
は出力電圧、へは比較出力、トはディジタル数データ、
チは比較演算回路の出力である正常出力、りは差動電圧
、ヌは基準電圧、ルは保持信号、ヲはフリップ・フロ゛
ツブからの正常出力、ワは比較比 −力である。な
お、図中同一あるいは相占部分には同二符号を付して示
しである。Fig. 1 shows a conventional analog-to-digital converter and its circuit causes, Fig. 2 shows a means for determining when the conventional analog-to-digital converter is abnormal, and Fig. 3 shows an embodiment of this invention. 1 is a diagram showing an analog-to-digital conversion device shown in FIG. In the figure, 11 yo analog-to-digital converter, 2
is a control circuit, 3 is a clock generator, 4 is a counter, 5A
, 5B is a digital-to-analog converter, 6A and 6B are comparators, 7 is a comparison circuit, 8 is a switching circuit, 9 is a differential amplifier, 10 is a single power supply, 11 is a flip-flop, and A is an external input. analog input,
口 is the start signal that is the start signal of the analog-to-digital converter, C is the output clock signal from the clock generator, 2 is the digital output that is the output of the counter, E is the output voltage, is the comparison output, G is the digital number data,
H is the normal output of the comparator circuit, R is the differential voltage, N is the reference voltage, L is the holding signal, W is the normal output from the flip-flop, and W is the comparison ratio. In addition, the same or mutually exclusive parts in the drawings are indicated by the same reference numerals.
Claims (1)
幅器と、一定電圧を発生する基準電源と、上記差動増幅
の出力電圧と基準電源の出力電圧とを比較するコンパレ
ータと、゛このコンパレータのディジタル出力を保持す
るフリ′ツブ・フロップとを備えたことを特徴とするア
ナログ・ディジタル変換装置。A differential amplifier that compares two analog inputs and outputs the difference; a reference power supply that generates a constant voltage; a comparator that compares the output voltage of the differential amplifier with the output voltage of the reference power supply; What is claimed is: 1. An analog-to-digital converter comprising: a free-flop that holds a digital output;
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP145984U JPS60114443U (en) | 1984-01-10 | 1984-01-10 | Analog-digital converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP145984U JPS60114443U (en) | 1984-01-10 | 1984-01-10 | Analog-digital converter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS60114443U true JPS60114443U (en) | 1985-08-02 |
Family
ID=30474227
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP145984U Pending JPS60114443U (en) | 1984-01-10 | 1984-01-10 | Analog-digital converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60114443U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016220172A (en) * | 2015-05-26 | 2016-12-22 | 日立オートモティブシステムズ株式会社 | Adc self-test circuit |
-
1984
- 1984-01-10 JP JP145984U patent/JPS60114443U/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016220172A (en) * | 2015-05-26 | 2016-12-22 | 日立オートモティブシステムズ株式会社 | Adc self-test circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS60114443U (en) | Analog-digital converter | |
JPS63106230U (en) | ||
JPS6013408U (en) | dimension measuring instrument | |
JPH0275825U (en) | ||
JPS58142747U (en) | Analog-digital converter | |
JPS5873648U (en) | analog digital converter | |
JPS60155231U (en) | Analog-digital converter | |
JPS59126342U (en) | integral circuit | |
JPS59127338U (en) | Successive approximation type analog-to-digital converter | |
JPH0157825U (en) | ||
JPS60180140U (en) | Analog to digital converter | |
JPS60148657U (en) | Analog multiplier for satellite installation | |
JPS61107236U (en) | ||
JPS5816564U (en) | hysteresis circuit | |
JPS5914425U (en) | Analog-digital converter | |
JPS58107627U (en) | Voltage-frequency conversion circuit | |
JPS60127040U (en) | Unadjusted A/D converter | |
JPS59106228U (en) | A/D converter output guarantee circuit | |
JPS619915U (en) | Mass spectrometer detection amplifier | |
JPS60193721U (en) | A/D conversion device | |
JPS6035640U (en) | Analog-digital converter | |
JPS5899933U (en) | Analog to digital converter | |
JPS61131145U (en) | ||
JPH028235U (en) | ||
JPS58194516U (en) | Muting circuit |