JPS5859249U - PLL stereo demodulator - Google Patents

PLL stereo demodulator

Info

Publication number
JPS5859249U
JPS5859249U JP15367781U JP15367781U JPS5859249U JP S5859249 U JPS5859249 U JP S5859249U JP 15367781 U JP15367781 U JP 15367781U JP 15367781 U JP15367781 U JP 15367781U JP S5859249 U JPS5859249 U JP S5859249U
Authority
JP
Japan
Prior art keywords
signal
pll
stereo
stereo demodulator
demodulator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15367781U
Other languages
Japanese (ja)
Other versions
JPS6223162Y2 (en
Inventor
栗岡　幸夫
Original Assignee
富士通テン株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 富士通テン株式会社 filed Critical 富士通テン株式会社
Priority to JP15367781U priority Critical patent/JPS5859249U/en
Publication of JPS5859249U publication Critical patent/JPS5859249U/en
Application granted granted Critical
Publication of JPS6223162Y2 publication Critical patent/JPS6223162Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Stereo-Broadcasting Methods (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

図面は本考案の一実施例を示すブロック図である。 図中、２はステレオ復調器、ＰＬＬはフェイズロックル
ープ、３は位相比較器、４はループフィルタ、６は電圧
制御発振器、１０はステレオ復調コントローラ、１１は
直流変動検出器である。The drawing is a block diagram showing an embodiment of the present invention. In the figure, 2 is a stereo demodulator, PLL is a phase-locked loop, 3 is a phase comparator, 4 is a loop filter, 6 is a voltage controlled oscillator, 10 is a stereo demodulation controller, and 11 is a DC fluctuation detector.

Claims (1)

【実用新案登録請求の範囲】 ＦＭ復調されたオーディオ信号をステレオ復調器へ導ひ
くと共に、同時に得られるステレオ再生用のパイロット
信号をＰＬＬの位相比較器へ導ひき、そして該ＰＬＬで
得られる該パイロット信号の２倍の周波数の信号を用い
て該ステレオ復調器からＬ信号およびＲ信号を交互に出
力させるＰＬＬステレオ復調器において、 ループフィルタからの電圧制御発振器へ至る経路の直流
変動を検出する直流変動検出器を設け、そして該検出器
の出力を該ステレオ復調器のステレオセパレーションも
しくはハイカット量を制御するコントローラの制御入力
としてなることを特徴とするＰＬＬステレオ復調器。[Claims for Utility Model Registration] An FM demodulated audio signal is guided to a stereo demodulator, and a pilot signal for stereo reproduction obtained at the same time is guided to a phase comparator of a PLL, and the pilot signal obtained by the PLL is guided. In a PLL stereo demodulator that alternately outputs an L signal and an R signal from the stereo demodulator using a signal with twice the frequency of the signal, there is a DC fluctuation that detects DC fluctuation in the path from the loop filter to the voltage controlled oscillator. A PLL stereo demodulator, comprising a detector, and the output of the detector is used as a control input of a controller that controls stereo separation or high-cut amount of the stereo demodulator.
JP15367781U 1981-10-16 1981-10-16 PLL stereo demodulator Granted JPS5859249U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15367781U JPS5859249U (en) 1981-10-16 1981-10-16 PLL stereo demodulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15367781U JPS5859249U (en) 1981-10-16 1981-10-16 PLL stereo demodulator

Publications (2)

Publication Number Publication Date
JPS5859249U true JPS5859249U (en) 1983-04-21
JPS6223162Y2 JPS6223162Y2 (en) 1987-06-12

Family

ID=29946286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15367781U Granted JPS5859249U (en) 1981-10-16 1981-10-16 PLL stereo demodulator

Country Status (1)

Country Link
JP (1) JPS5859249U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5895444A (en) * 1981-12-01 1983-06-07 Sanyo Electric Co Ltd Sn ratio improving circuit
JPH01215142A (en) * 1988-02-23 1989-08-29 Nec Corp Fm receiver

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8019308B2 (en) 2006-01-25 2011-09-13 Mitsubishi Electric Corporation Receiving apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5895444A (en) * 1981-12-01 1983-06-07 Sanyo Electric Co Ltd Sn ratio improving circuit
JPH01215142A (en) * 1988-02-23 1989-08-29 Nec Corp Fm receiver

Also Published As

Publication number Publication date
JPS6223162Y2 (en) 1987-06-12

Similar Documents

Publication Publication Date Title
JPS5859249U (en) PLL stereo demodulator
JPS5857147U (en) PLL stereo demodulator
JPS5929812U (en) FM modulation circuit
JPS5883843U (en) Multipath interference removal circuit
JPS6244604Y2 (en)
JPH0119275Y2 (en)
JPS6085413U (en) PLL synchronous detection circuit
JPH03120146U (en)
JPS60149229U (en) FM demodulation circuit
JPS596332U (en) Channel selection device
JPS60127018U (en) FM demodulation circuit
JPS6032838U (en) PLL circuit
JPS60103949U (en) frequency synthesizer
JPS5873651U (en) FM stereo multiplex demodulation circuit
JPS6030645U (en) phase synchronized receiver
JPS609311U (en) PLL-PLL type demodulation circuit
JPS5927639U (en) Phase throttle loop circuit
JPS58127895U (en) Motor speed control device
JPS60127019U (en) Phase modulation signal demodulation circuit
JPS58169737U (en) phase lock droop circuit
JPS5848145U (en) phase synchronized circuit
JPS58169735U (en) phase lock droop circuit
JPS60132038U (en) PLL circuit
JPS6157718U (en)
JPS6019238U (en) FM signal generator