JPS585097U - Blow pattern generation circuit - Google Patents
Blow pattern generation circuitInfo
- Publication number
- JPS585097U JPS585097U JP9612681U JP9612681U JPS585097U JP S585097 U JPS585097 U JP S585097U JP 9612681 U JP9612681 U JP 9612681U JP 9612681 U JP9612681 U JP 9612681U JP S585097 U JPS585097 U JP S585097U
- Authority
- JP
- Japan
- Prior art keywords
- generation circuit
- pattern generation
- blow pattern
- output
- binary counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Emergency Alarm Devices (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は吹鳴パターンの波形図、第２図は従来例のブロ
ック図、第３図は本考案の実施例のブロック図である。
・
３１・・・クロック発生回路、３４・・・バイナリカウ
ンタ、３５・・・リードオンメモリ。FIG. 1 is a waveform diagram of a blowing pattern, FIG. 2 is a block diagram of a conventional example, and FIG. 3 is a block diagram of an embodiment of the present invention.・ 31... Clock generation circuit, 34... Binary counter, 35... Read-on memory.
Claims (1)
クロックで動作するバイナリカウンタと、このバイナリ
カウンタの出力をアドレスとして入力し、アドレスの所
定間隔に対応する出力を１′′、 “１０′で繰り返
えすように書き込まれたメモリとからなる吹鳴パターン
発生回路。A clock generation circuit, a binary counter that operates with the clock output from this clock generation circuit, and the output of this binary counter are input as addresses, and the output corresponding to a predetermined interval of the address is repeated at 1'' and “10”. A blowing pattern generation circuit consists of a memory that is written in a manner similar to the following.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9612681U JPS585097U (en) | 1981-06-30 | 1981-06-30 | Blow pattern generation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9612681U JPS585097U (en) | 1981-06-30 | 1981-06-30 | Blow pattern generation circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS585097U true JPS585097U (en) | 1983-01-13 |
Family
ID=29891007
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9612681U Pending JPS585097U (en) | 1981-06-30 | 1981-06-30 | Blow pattern generation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS585097U (en) |
-
1981
- 1981-06-30 JP JP9612681U patent/JPS585097U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS585097U (en) | Blow pattern generation circuit | |
| JPS6026312U (en) | Retaining ring | |
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS5865090U (en) | Character generation circuit | |
| JPS5860398U (en) | Memory protect signal generator | |
| JPS60144147U (en) | Module selection circuit | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS5973790U (en) | pattern output device | |
| JPS6074337U (en) | random pattern generator | |
| JPS58101232U (en) | microcomputer | |
| JPS6092326U (en) | Numerical input device | |
| JPS5847945U (en) | Request signal processing circuit | |
| JPS59147197U (en) | Reverberation effect device | |
| JPS6074297U (en) | RAM access circuit | |
| JPS5828600U (en) | Pulse motor distribution circuit | |
| JPS60180135U (en) | signal generation circuit | |
| JPS59178734U (en) | text processing device | |
| JPS5990995U (en) | display device | |
| JPS58135099U (en) | memory device | |
| JPS5823433U (en) | noise suppression circuit | |
| JPS601037U (en) | binary circuit | |
| JPS60135929U (en) | large scale integrated circuit | |
| JPS59185792U (en) | High speed memory addressing device | |
| JPS5844638U (en) | world processor | |
| JPS6095741U (en) | electronic timer |