JPS601037U - binary circuit - Google Patents
binary circuitInfo
- Publication number
- JPS601037U JPS601037U JP9369483U JP9369483U JPS601037U JP S601037 U JPS601037 U JP S601037U JP 9369483 U JP9369483 U JP 9369483U JP 9369483 U JP9369483 U JP 9369483U JP S601037 U JPS601037 U JP S601037U
- Authority
- JP
- Japan
- Prior art keywords
- binary circuit
- gate
- register
- registers
- controls
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electronic Switches (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案を示す回路図、第２図は第１図のタイミ
ングチャートである。
１．２・・・・・・ＮＡＮＤゲート、３，４・・曲レジ
スタ、５・・・・・・インバータ。FIG. 1 is a circuit diagram showing the present invention, and FIG. 2 is a timing chart of FIG. 1. 1.2...NAND gate, 3,4...music register, 5...inverter.
Claims (1)
トと、各ゲートの出力を受ける２つのレジスタと、この
各々のレジスタを時分割で制御するクロックパルス制御
回路から成る二者択一回路。An alternative circuit consisting of two types of signal lines, a gate inserted on each line, two registers that receive the output of each gate, and a clock pulse control circuit that controls each register in a time-sharing manner. .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9369483U JPS601037U (en) | 1983-06-17 | 1983-06-17 | binary circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9369483U JPS601037U (en) | 1983-06-17 | 1983-06-17 | binary circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS601037U true JPS601037U (en) | 1985-01-07 |
Family
ID=30224674
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9369483U Pending JPS601037U (en) | 1983-06-17 | 1983-06-17 | binary circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS601037U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62115994U (en) * | 1986-01-17 | 1987-07-23 |
-
1983
- 1983-06-17 JP JP9369483U patent/JPS601037U/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62115994U (en) * | 1986-01-17 | 1987-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS601037U (en) | binary circuit | |
| JPS5847945U (en) | Request signal processing circuit | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS60158332U (en) | reset circuit | |
| JPS58101232U (en) | microcomputer | |
| JPS60132699U (en) | integrated circuit | |
| JPS58107633U (en) | Output circuit | |
| JPS586435U (en) | Multiphase generation circuit | |
| JPS5978595U (en) | Memory stop circuit | |
| JPS6074338U (en) | Clock generation circuit | |
| JPS5957033U (en) | Specified number pulse generation circuit | |
| JPS5933334U (en) | flip-flop circuit | |
| JPS59177240U (en) | Output circuit | |
| JPS601035U (en) | delay device | |
| JPS5832495U (en) | audio time clock | |
| JPS60139342U (en) | odd number divider circuit | |
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS6025240U (en) | frequency conversion circuit | |
| JPS6074368U (en) | Pseudo POS bus device | |
| JPS5948137U (en) | flip-flop circuit | |
| JPS6082343U (en) | Memory address generation circuit | |
| JPS59187849U (en) | Ready lamp lighting circuit | |
| JPS58118599U (en) | Storage device | |
| JPS5984637U (en) | card issuing machine | |
| JPS58179549U (en) | electronic cash register |