JPS5837718A - Power supply circuit - Google Patents
Power supply circuitInfo
- Publication number
- JPS5837718A JPS5837718A JP13639081A JP13639081A JPS5837718A JP S5837718 A JPS5837718 A JP S5837718A JP 13639081 A JP13639081 A JP 13639081A JP 13639081 A JP13639081 A JP 13639081A JP S5837718 A JPS5837718 A JP S5837718A
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- circuit
- capacitor
- supply voltage
- lsi1
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Control Of Voltage And Current In General (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
Abstract
Description
【発明の詳細な説明】
本発明はL8I(大規模集積回路)などの回路エエット
に安定化された電源電圧を供給するための電源回路に関
する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a power supply circuit for supplying a stabilized power supply voltage to a circuit such as an L8I (Large Scale Integrated Circuit).
一般に電子時計や電卓などのL8Iにおいては、ブザー
などの負荷駆動時に電源電圧が変動することが多い。こ
の種の電源回路の従来例を第1図に示す。図中1は回路
ユニットを構成するLSI、JはこのLSIJに電源電
圧を供給する直流電源としての電池、3はこの電池2に
接続される負荷駆動回路で、この負荷駆動回路3は電池
2のVDD 、 Was間に直列接続さnる負荷4、駆
動用トランジスタ5で構成され、このトランジスタ5は
LSIJからの負荷駆動回路人で駆動さnる。この第1
図の回路は、駆動用トランジスタ5がオン(導通)して
負荷4に電流が流れた場合、電池1の電圧Vssが降下
するので隻このVmmにエリ動作しているLSIJが誤
動作することがありfto即ち第1図の回路の負荷4が
例えばブザーであるアラーム・ウォッチの場合、アラー
ムがなると誤動作することがらつた0
本発明は上記実情に鑑みてなされたもので、LSIなど
エリなる回路ユニットと電源及び負荷駆動回路との間に
、スイッチ及びコンデンサを接続することにエリ、回路
ユニットの電源電圧金、有負荷時にも安定化することが
できる電源回路を提供しょうとするものである。Generally, in L8I devices such as electronic watches and calculators, the power supply voltage often fluctuates when driving a load such as a buzzer. A conventional example of this type of power supply circuit is shown in FIG. In the figure, 1 is an LSI constituting a circuit unit, J is a battery as a DC power supply that supplies power supply voltage to this LSIJ, and 3 is a load drive circuit connected to this battery 2. It consists of a load 4 connected in series between VDD and Was, and a driving transistor 5, and this transistor 5 is driven by a load driving circuit from the LSIJ. This first
In the circuit shown in the figure, when the drive transistor 5 is turned on (conducted) and current flows to the load 4, the voltage Vss of the battery 1 drops, so the LSIJ that is operating at this Vmm may malfunction. fto, that is, in the case of an alarm watch in which the load 4 of the circuit shown in FIG. The present invention aims to provide a power supply circuit that can stabilize the power supply voltage of the circuit unit even when loaded by connecting a switch and a capacitor between the power supply and the load driving circuit.
以下図面を参照して本発明の一実施例を説明する。1s
2図は同実施例を示す回路図であるが、この回路は第1
図の回路と対応させた場合の例であるから、対応個所に
は同一符号を用いて説明を省略する。第2図の回路の特
徴は、LSIJの電源電圧供給端(Vss’で示す)と
接地(VDI)で示す)との間にコンデンサ11を接続
し、このコンデンサ11及びL8IJの電源電圧供給端
間の接続点と電池2及び負荷駆動回路3間の接続点との
間の直流電圧供給経路にスイッチ12を介挿した点であ
る0
第2図の回路においては、負荷駆動信号A及びスイッチ
12の動作クロックφは第3図の1うに設定さnる0即
ちこのクロック−と負荷駆動信号Aの周波数を合わせる
。ただしクロックφの立下りは信号ムの立下りより少し
遅らせて、Vs−が安定レベルにもどってからスインf
−12をオンとし、コンデンサ11に充電を開始するよ
うにする。クロック−の立上りは、負荷駆動信号ムの立
上りより少しだけ早くしてもよい。An embodiment of the present invention will be described below with reference to the drawings. 1s
Figure 2 is a circuit diagram showing the same embodiment, and this circuit is
Since this is an example in which the circuit corresponds to the circuit shown in the figure, the same reference numerals are used for the corresponding parts, and the explanation will be omitted. The feature of the circuit shown in Fig. 2 is that a capacitor 11 is connected between the power supply voltage supply end (denoted by Vss') of the LSIJ and the ground (denoted by VDI), and a capacitor 11 is connected between the power supply voltage supply end of the LSIJ and the power supply voltage supply end of the LSIJ. This is the point where the switch 12 is inserted in the DC voltage supply path between the connection point between the battery 2 and the load drive circuit 3, and the connection point between the load drive signal A and the load drive circuit 3. The operating clock φ is set as 1 in FIG. 3 to match the frequency of this clock and the load drive signal A. However, the fall of the clock φ is slightly delayed from the fall of the signal M, and the swing f is started after Vs- returns to a stable level.
-12 is turned on to start charging the capacitor 11. The rise of the clock may be made slightly earlier than the rise of the load drive signal.
このようKすると、電源Vs+sの変動時にはコンデン
サ11のLSIJに対する放電状態となるので、Vs−
の変動がLSI1に伝わらなくなり、従ってVsm’が
一定化されて、LSI1は安定動作が可能となるもので
ある。By setting K in this way, when the power supply Vs+s fluctuates, the capacitor 11 becomes discharged to the LSIJ, so Vs-
Fluctuations in Vsm' are no longer transmitted to the LSI 1, and therefore Vsm' is kept constant, allowing the LSI 1 to operate stably.
第4図は第2図の回路を、実際のMO8型L8Iに適用
した場合の例である。ここで第2図のスイッチ12はM
O8)コンデンサで形成され、クロックφは、インバー
タ21を介してトランジスタ12のゲートに供給される
。ただし、インバータ21の電源はVsa’ −VDI
Iである。FIG. 4 shows an example in which the circuit shown in FIG. 2 is applied to an actual MO8 type L8I. Here, the switch 12 in FIG.
O8) is formed by a capacitor, and the clock φ is supplied to the gate of the transistor 12 via the inverter 21. However, the power supply of the inverter 21 is Vsa' - VDI
It is I.
以上説明し几如く本発明によぉ、げ、電源安定時にコン
デンサに電源電圧を充電し、電源変動時に、コンデンサ
の回路ユニットに対する放電状態とするから、回路ユニ
ットの電源電圧が終始安定化される電源回路が提供でき
るものである0As explained above, according to the present invention, when the power supply is stable, the capacitor is charged with the power supply voltage, and when the power supply fluctuates, the capacitor is discharged to the circuit unit, so that the power supply voltage of the circuit unit is stabilized from beginning to end. What the power supply circuit can provide is 0
第1図は従来の電源回路図、第2図は本発明の一実施例
の回路図、第3図は同口iの動作を示すタイミング波形
図、第4図は第2図の具体例を示す回路図である。
1・・・LSI(回路ユニット)、2・・・電池(直流
電源)、3・・・負荷駆動回路、4・・・負荷、5・・
・駆動用トランジスタ、11中コンデンサ、12・・・
スイッチ○
第1図Fig. 1 is a conventional power supply circuit diagram, Fig. 2 is a circuit diagram of an embodiment of the present invention, Fig. 3 is a timing waveform diagram showing the operation of the same port i, and Fig. 4 is a specific example of Fig. 2. FIG. 1...LSI (circuit unit), 2...Battery (DC power supply), 3...Load drive circuit, 4...Load, 5...
・Drive transistor, capacitor in 11, 12...
Switch ○ Figure 1
Claims (2)
圧を供給する直流電源と、この電源及び回路ユニットに
接続される負荷駆動回路と、前記回路ユニットの電源電
圧供給端に接続されるコンデンサと、このコンデンサ及
び前記回路ユニットの電源電圧供給端間の接続点と前記
直流電源及び前記負荷駆動回路間の接続点との間の電源
電圧供給端路に介挿さrt+スイッチとを具備し、前記
負荷駆動回路の駆動時に前記スイッチを開放し、前記負
荷駆動回路の非駆動時に前記スイッチを閉成することを
特徴とする電源回路。(1) A circuit unit, a DC power supply that supplies a power supply voltage to this circuit unit, a load drive circuit connected to this power supply and the circuit unit, a capacitor connected to the power supply voltage supply end of the circuit unit, and this an rt+ switch inserted in a power supply voltage supply terminal between a connection point between a capacitor and a power supply voltage supply terminal of the circuit unit and a connection point between the DC power supply and the load drive circuit; A power supply circuit characterized in that the switch is opened when the load drive circuit is driven, and the switch is closed when the load drive circuit is not driven.
電圧の安定に要する期間経過後である特許請求の範囲第
1項に記載の電源回路0(2) The power supply circuit 0 according to claim 1, wherein the closing timing of the switch is after a period required for stabilization of the DC power supply voltage has elapsed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13639081A JPS5837718A (en) | 1981-08-31 | 1981-08-31 | Power supply circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13639081A JPS5837718A (en) | 1981-08-31 | 1981-08-31 | Power supply circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5837718A true JPS5837718A (en) | 1983-03-05 |
JPH0252289B2 JPH0252289B2 (en) | 1990-11-13 |
Family
ID=15174033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13639081A Granted JPS5837718A (en) | 1981-08-31 | 1981-08-31 | Power supply circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5837718A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5321758A (en) * | 1976-08-12 | 1978-02-28 | Matsushita Electric Ind Co Ltd | Power supply for converter |
-
1981
- 1981-08-31 JP JP13639081A patent/JPS5837718A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5321758A (en) * | 1976-08-12 | 1978-02-28 | Matsushita Electric Ind Co Ltd | Power supply for converter |
Also Published As
Publication number | Publication date |
---|---|
JPH0252289B2 (en) | 1990-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4404624A (en) | Power circuit for electronic timepiece | |
US6278318B1 (en) | Booster circuit associated with low-voltage power source | |
US4387350A (en) | Watch circuit with oscillator gain control | |
US9071185B2 (en) | Constant voltage circuit and analog electronic clock | |
JPS5915533B2 (en) | Drive circuit for electronic devices | |
KR930001402B1 (en) | Oscillator circuit | |
US4218661A (en) | C-MOS crystal oscillator including circuit for temporarily increasing closed loop gain | |
US4141064A (en) | Booster circuit | |
JPS5837718A (en) | Power supply circuit | |
JPS6111071B2 (en) | ||
US4392216A (en) | Integrated circuit for timepiece | |
JPS6216044B2 (en) | ||
JP2906558B2 (en) | Semiconductor integrated circuit using piezoelectric vibrator | |
JPS6013205B2 (en) | Power supply method | |
JP3365292B2 (en) | Oscillator circuit, electronic circuit, semiconductor device, electronic equipment and clock | |
US4817063A (en) | Power source control circuit for an analog electronic timepiece | |
JP2562395B2 (en) | Power supply circuit | |
JP3843720B2 (en) | Constant voltage output device | |
JP3760744B2 (en) | Constant voltage output device | |
JP3080819B2 (en) | Semiconductor integrated circuit device | |
JPS6240671B2 (en) | ||
JPS6226248B2 (en) | ||
JPH019269Y2 (en) | ||
JPS6241350B2 (en) | ||
JPS62254091A (en) | Electronic timepiece |