JPS58134521A - Gain varying circuit - Google Patents

Gain varying circuit

Info

Publication number
JPS58134521A
JPS58134521A JP1691982A JP1691982A JPS58134521A JP S58134521 A JPS58134521 A JP S58134521A JP 1691982 A JP1691982 A JP 1691982A JP 1691982 A JP1691982 A JP 1691982A JP S58134521 A JPS58134521 A JP S58134521A
Authority
JP
Japan
Prior art keywords
impedance
variable
circuit
output
gain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1691982A
Other languages
Japanese (ja)
Inventor
Hideyuki Mansei
満生 英幸
Kazuo Harakawa
原川 一雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1691982A priority Critical patent/JPS58134521A/en
Publication of JPS58134521A publication Critical patent/JPS58134521A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G3/00Gain control in amplifiers or frequency changers
    • H03G3/02Manually-operated control
    • H03G3/04Manually-operated control in untuned amplifiers

Landscapes

  • Control Of Amplification And Gain Control (AREA)

Abstract

PURPOSE:To vary a gain by connecting a variable impedance element to the output side of an amplifier and an impedance element between its other terminal and the ground, and varying the variable impedance element. CONSTITUTION:An input signal supplied to a terminal 33 is amplified by an amplifier 34 and outputted from an output terminal 32 through a variable resistance 30. A resistance 31 is provided for adjusting output impedance; the output impedance of the amplifier is 0, the input impedance of a circuit connected to the output terminal 32 is 75OMEGA, and attenuation by resistances 30 and 31 when gain variation is 0 is 3dB. Output return loss is -20log¦(X-X0)/(X+X0)¦ (where X is the impedance of the circuit and X0 is the ideal impedance of the circuit) and shows the ratio of reflected electric power due to difference in impedance of both circuits at their connection point and ideal transmitting electric power, and the greater the value is, the better electric characteristics are. The variable resistance allows + or -2dB gain variation.

Description

【発明の詳細な説明】 本発明は利得可変回路に関する。[Detailed description of the invention] The present invention relates to a variable gain circuit.

従来の利得可変回路は、増幅器の111段または後家に
可変減衰器t−像続し、仁の減衰器の減衰量1叢化させ
ることによシ、利得を変化させている。
In the conventional variable gain circuit, a variable attenuator is connected to the 111th stage or back of the amplifier, and the attenuation amount of each attenuator is made into one, thereby changing the gain.

この可変減衰器は31A子ま丸線4嵩子によ多構成され
、ビのうちの1lli子または2s子管それぞれ変化さ
せることによ如滅糞量t−変化させている。
This variable attenuator is composed of four 31A round wires, and the amount of feces (t) can be varied by changing each of the 1 and 2S wires.

これらのう、ち、4素子中の2素子管変化させるwgで
は、−足の入出力インピーダンスを持たせるために2素
子管連動して変化させね杖ならず。
Among these, in WG, which changes two of the four elements, the two element tubes must be changed in conjunction with each other in order to have a negative input/output impedance.

減jj器の構成が複雑とな91価格も高価となる。The structure of the jj reducer is complicated and the price is also high.

まえ、3嵩子中の1素子Vt変化させる411成では。First, in the 411 configuration where the Vt of one element in the three elements is changed.

#IFItは簡単となるが減衰量の変化とともに減衰器
の入出力インピーダンスが変化し1接続される回路のイ
ンピーダンスと一欽しなくなり、良好な電力伝達特性V
t得ることができないという欠点がある。
#IFIt is simple, but as the amount of attenuation changes, the input and output impedance of the attenuator changes and becomes inconsistent with the impedance of the connected circuit, resulting in good power transfer characteristics V
The disadvantage is that it is not possible to obtain t.

本脅明の目的は上述の欠点を除去し九利得可変回路管提
供することにある。
The purpose of this invention is to eliminate the above-mentioned drawbacks and provide a nine-gain variable circuit tube.

本発明の利得可変回路は低出力インピーダンスを有する
増一手段と、一端が蚊増幅手段の出力端子と接続され九
可変インピーダンス素子と、一端がw1町変インピーダ
ンス素子の他端と接続されたインピーダンス素子とから
*g、され、前記可変インピーダンス素子と前記インビ
ーダン憑素子との豪絖点に前記増幅手段の出力インピー
ダンスより高い入力インピーダンス含有する回路t−*
続し。
The variable gain circuit of the present invention includes an amplifying means having low output impedance, a variable impedance element whose one end is connected to the output terminal of the mosquito amplifying means, and an impedance element whose one end is connected to the other end of the w1 change impedance element. *g, and a circuit t-* containing an input impedance higher than the output impedance of the amplifying means at the point of the variable impedance element and the impedance element.
Continued.

前記可変インピーダンス素子のインピーダンメ管変化さ
せることによ)利得會変化させるよう41IFitされ
ている。
41IFit is used to change the gain (by changing the impedance of the variable impedance element).

次に本発明について図面を参照して詳細Km明する。Next, the present invention will be explained in detail with reference to the drawings.

第゛1図は従来の利得可変回路を示す回路図である。FIG. 1 is a circuit diagram showing a conventional variable gain circuit.

図において、端子11に与えられた入力信号は増幅器1
2で増−される、出力端子17に緑綬される回路の入力
インピーダンスと同じインピーダンスとする九めに抵抗
13會増−4!fF11の出力にIIIWNされている
In the figure, the input signal applied to terminal 11 is input to amplifier 1.
The ninth resistor is increased by 13 to make the impedance the same as the input impedance of the circuit wired to the output terminal 17, which is increased by 2 -4! IIIWN is applied to the output of fF11.

抵抗14.Isおよび16は3累子によeraされ、増
−tFlIHD後段に歇けられ九減衰器であ′ ハ抵抗
all可変させることによ)滅真量管可変で111増帳
鰺1!1および抵抗13とともに利得可変回路1m成し
丁いゐ。
Resistance 14. Is and 16 are erased by a triplet, and placed after the increase-tFlIHD with a nine-attenuator. 13 and a variable gain circuit of 1 m.

纂1A図は他O従米回路を、示す回路図である。Figure 1A is a circuit diagram showing the other O-subordinate circuit.

図′において%電子21に与えられた入力信号は抵抗2
2.28お↓び24によj+構成され、増幅■、1・ 1)26の前段に設けられた減衰器に4見られる。
In figure ', the input signal applied to the electron 21 is the resistor 2
2. It is composed of j+ by 28 and 24, and 4 can be seen in the attenuator provided before the amplification ■, 1・1) 26.

抵抗25はインビーダンス整合用の抵抗であp。The resistor 25 is a resistor for impedance matching.

増幅器260人カ入力インピーダンス正會行なりている
。増幅器26によ)増幅された信号紘端子27から出力
される。
The input impedance of the 260 amplifiers is correct. The signal amplified by the amplifier 26 is outputted from the terminal 27.

抵抗23會可変させることにより、抵抗22゜23およ
び24によ1構成される滅′R器の減衰量が質化し、抵
抗25および増幅器26とともに利得可を回路t−構成
している。
By varying the value of the resistor 23, the attenuation of the resistor constituted by the resistors 22, 23 and 24 is improved, and together with the resistor 25 and the amplifier 26, a gain control circuit is formed.

纂3図は本発明の−11!施例會示す回路図である。The third diagram is -11 of the present invention! It is a circuit diagram showing an example meeting.

図において、端子33に与えられ圧入力信号は増幅器3
4によ〕増幅され、可変抵抗30f介して出力端子32
から出力される。抵抗31は出力インピーダンスtll
lilIlするためのものである。
In the figure, the pressure input signal applied to the terminal 33 is transmitted to the amplifier 3.
4] and output to the output terminal 32 via the variable resistor 30f.
is output from. Resistor 31 is output impedance tll
It is for lilIl.

側s−は利得の変化と出力インピーダンス変化との関係
會示す図で61111111162および51はそれぞ
れ纂1図の従来回路および本実−例の特性である。4)
回路の諸定数轄次のように遇んだ、増@1itO出力1
ンビーダンスは01出力熾子17および32に級絖され
る回路の入力インピーダンスは76−1利得変動θωの
とし九時の抵抗14゜IM、16による減衰量と抵抗3
0.31による減衰量はいずれも8 (dB)となるよ
うにした。
The side s- is a diagram showing the relationship between the change in gain and the change in output impedance, and 61111111162 and 51 are the characteristics of the conventional circuit shown in Figure 1 and the present example, respectively. 4)
The various constants of the circuit are considered as follows, increase @1itO output 1
The input impedance of the circuit to be classified as 01 output impedance 17 and 32 is 76-1 gain fluctuation θω, and the attenuation due to resistor 14° IM at 9 o'clock, 16 and resistor 3.
The amount of attenuation due to 0.31 was set to 8 (dB) in both cases.

第5図の縦軸に示した出力不整合減衰量は下式(1)で
示される量であ)1回路の接続点における両回路Oイン
ピーダンスの違いによる1反射電力と!II!的な伝達
電力との比會示すもOでTon、値が大自い11.電力
伝達特性がよいことを示す。
The output mismatch attenuation shown on the vertical axis in Figure 5 is the amount shown by the following formula (1), and is equal to 1 reflected power due to the difference in O impedance of both circuits at the connection point of 1 circuit. II! The comparison with the typical transmitted power is Oton, and the value is very large.11. Indicates good power transfer characteristics.

X:回路のインピーダンス x@:回路のmmインピーダンス 馬6図から明らかなように1本実織例の方がいずれの利
得設定点においても嵐好な伝達特性を有する。
X: Impedance of the circuit

また、謳1wJO従来回路の特性52において。Also, in 1wJO characteristics 52 of conventional circuits.

利得の変化が+1.8 (IB)以上は示されてないが
、これは従来回路構成では、これ以上利得vt変見られ
ないからである。すなわちs H1lt上#11hには
抵抗16を小さくする必IIがあp、従来回路では+ 
1. S (dB)で抵抗値がOとなり、これ以上小さ
くすることがでat<なりえ九めである。一方、本実施
例では+3 (41)は十分可変できる。
A change in gain of +1.8 (IB) or more is not shown because in the conventional circuit configuration, no further change in gain vt is observed. In other words, #11h on s H1lt has a necessary II to reduce the resistor 16, and in the conventional circuit, +
1. The resistance value becomes O at S (dB), and it is possible to make the resistance value smaller than this value. On the other hand, +3 (41) can be sufficiently varied in this embodiment.

纂4図は本発明の他の実施例を示す回路図である。Figure 4 is a circuit diagram showing another embodiment of the present invention.

図において、端子43に与えられた入力信号は可変抵抗
401−介して増−器44に与えられ、増輸され九あと
、端子42から出力される。抵抗41は入力インピーダ
ンスー贅用である。
In the figure, an input signal applied to a terminal 43 is applied to an amplifier 44 through a variable resistor 401, and after being amplified, it is outputted from a terminal 42. Resistor 41 serves as input impedance.

慕6図は利得の変化と入力インピーダンス変化との関係
を示す図であり1曲@62および61はそれぞれ第1図
の従来回路および本実施例の特性である。
Fig. 6 is a diagram showing the relationship between the change in gain and the change in input impedance, and 1 songs @62 and 61 are the characteristics of the conventional circuit shown in Fig. 1 and the present embodiment, respectively.

(dB)とした時の抵抗22〜25による減衰量と抵抗
9および10による減衰量はいずれもa (aB)とな
るようにした。
(dB), the attenuation amounts due to the resistors 22 to 25 and the attenuation amounts due to the resistors 9 and 10 are both set to be a (aB).

第6N!0の縦軸に示した入力不整合減衰量は弐は)で
示される量であり1回路の*m点における接続される両
回路のインピーダンスの違いによる1反射電力と理想的
な伝達電力との比管示すものてあ〕、大きい4!、電力
伝達特性がよいことを示す。
6th N! The input mismatch attenuation shown on the vertical axis of 0 is the amount shown by ), which is the difference between the reflected power and the ideal transmitted power due to the difference in impedance of both connected circuits at point *m of one circuit. The comparison shows], big 4! , indicating good power transfer characteristics.

X:@路の実際のインピーダンス Xe51回路om*インビーメyx II6−から明らかなように、本実施例の方がいずれの
利得設定点においても嵐好な伝達特性含有する。
As is clear from the actual impedance of the X:@path Xe51 circuit om*inbee Mayx II6-, this embodiment has better transfer characteristics at any gain setting point.

を九、纂2図の従来回路O特性62において。9. In the conventional circuit O characteristic 62 of Figure 2.

利得の変化が+1.5 (dB)以上は示されてないが
Although a gain change of more than +1.5 (dB) is not shown.

これは従来回路4111成では、これ以上利得If見ら
れないからである0本実施例では、少なくとも+ 2.
0 ((IB)までは可変で寝る。
This is because in the conventional circuit 4111 configuration, the gain If cannot be seen any further.0 In this embodiment, the gain If is at least +2.
0 ((IB) is variable and sleeps.

以上1本発明には電力伝達特性の向上、可変範囲の広範
囲化および回路の簡単化管達成できゐという効果がTo
ゐ。
The present invention has the following effects: improved power transfer characteristics, widened variable range, and simplified circuitry.
Wow.

【図面の簡単な説明】[Brief explanation of drawings]

纂Illおよび1I211Q#i″従来の回路を示す回
路1、纂3図およびIB4図はそれぞれ本発明の一実施
例および他の夷總例管示す回路1ならびに躯5allお
よび纂6図は利得変化と不整合減衰量変化との関係管示
す特性図である。 −において、11.21.33.43・・・・・・入力
端子Th 1126.34.44・・・・・・増幅器、
13゜14.16.!2.!4.25.31.41・・
・・・・抵抗% 1M、2130.40・・・・・・可
変抵抗S17゜27.32.4m・・・・・・出力端子
。 第1閏      第2図 第3図     第4図
Circuit 1, Figure 3 and Figure IB4 respectively show an embodiment of the present invention and other circuit examples of the present invention. It is a characteristic diagram showing the relationship between the mismatch attenuation amount change.
13°14.16. ! 2. ! 4.25.31.41...
...Resistance% 1M, 2130.40...Variable resistance S17゜27.32.4m...Output terminal. 1st leap Figure 2 Figure 3 Figure 4

Claims (2)

【特許請求の範囲】[Claims] (1)低出力インピーダンス1有する増幅手段と。 一端が該増幅手段の出力端子と接続された可変インピー
ダンス接続された可変イン□ピーダンス素子と、一端が
該可変インピーダンス素子の他端と接続され九非可変イ
ンピーダンス素子とから構成さ一ダンスより高い入力イ
ンピーダンスを有する回路管接続し、前記可変インピー
ダンス素子のインピーダンス管変化させることにより利
得會変化させること會特叡とする利得可変回路。
(1) Amplifying means having low output impedance 1. A variable impedance element having a variable impedance connection, one end of which is connected to the output terminal of the amplifying means, and a non-variable impedance element, one end of which is connected to the other end of the variable impedance element. A variable gain circuit which connects a circuit tube having an impedance and changes the gain by changing the impedance tube of the variable impedance element.
(2)低入力インピーダンス1有する増一手段と、一端
が骸増幅手段の入力端子と接続された可変インピーダン
ス素子と、一端が1[可変インピーダンス・素子の他端
とl1iIaされ九非可変インピーダンス素子とから構
成され、Ia記可変インピーダンス素子と前記非可変イ
ンピーダンス素子との接続点に前記増幅手段の入力イン
ピーダンスよ1高い出力インビーメンス含有すゐ回路を
III絖し、#i記可変インビーfンス嵩子のインピー
ダンス管変化させることにより利得會変化させること管
特徴とする利得可変回路。
(2) an amplifying means having a low input impedance of 1, a variable impedance element whose one end is connected to the input terminal of the skeleton amplifying means, and a non-variable impedance element whose one end is connected to the other end of the variable impedance element. A circuit III containing an output impedance higher by one than the input impedance of the amplification means is installed at the connection point between the variable impedance element Ia and the non-variable impedance element, and A variable gain circuit featuring a tube that changes the gain by changing the impedance of the tube.
JP1691982A 1982-02-04 1982-02-04 Gain varying circuit Pending JPS58134521A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1691982A JPS58134521A (en) 1982-02-04 1982-02-04 Gain varying circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1691982A JPS58134521A (en) 1982-02-04 1982-02-04 Gain varying circuit

Publications (1)

Publication Number Publication Date
JPS58134521A true JPS58134521A (en) 1983-08-10

Family

ID=11929532

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1691982A Pending JPS58134521A (en) 1982-02-04 1982-02-04 Gain varying circuit

Country Status (1)

Country Link
JP (1) JPS58134521A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5933275A (en) * 1982-07-28 1984-02-23 バイエル・アクチエンゲゼルシヤフト Manufacture of substituted thiadiazolyloxyacetamide

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5933275A (en) * 1982-07-28 1984-02-23 バイエル・アクチエンゲゼルシヤフト Manufacture of substituted thiadiazolyloxyacetamide

Similar Documents

Publication Publication Date Title
ATE227888T1 (en) ELECTRICAL CHARGE TRANSFER ARRANGEMENT
US4335355A (en) CMOS Operational amplifier with reduced power dissipation
US4284957A (en) CMOS Operational amplifier with reduced power dissipation
KR970003720B1 (en) Multi-output feedback amplifier
JPS58134521A (en) Gain varying circuit
KR970705229A (en) IF Amplifiers / Limiters
GB727765A (en) Improvements in or relating to negative impedance devices
US4264871A (en) Low noise amplifiers
GB1223053A (en) Improvements in or relating to balanced to unbalanced coupling circuits
SU1170585A1 (en) Bidirectional amplifier
US4319143A (en) Impedance converting circuit
US3815041A (en) Amplifier circuit having a multiplicity of discrete operative states
JPS6125312A (en) Amplifier
JPS58121811A (en) Variable gain amplifier
JPS59204312A (en) High frequency signal switching circuit
JPS59168728A (en) Automatic gain control amplifier
JPH02159108A (en) Amplifier
JPH0326014A (en) Amplitude frequency characteristic equalizing circuit
JPS56153815A (en) Power amplifier
JPH0319410A (en) General-purpose amplifier
GB1180200A (en) Improvements in or relating to Feedback Amplifier Systems
JPS60153208A (en) Gain control amplifier circuit
JPS62264708A (en) Amplifier
JPS564925A (en) Monostable multivibrating circuit
JPS57204622A (en) Variable attenutor