JPS5730198A - Information processing system - Google Patents

Information processing system

Info

Publication number
JPS5730198A
JPS5730198A JP10457780A JP10457780A JPS5730198A JP S5730198 A JPS5730198 A JP S5730198A JP 10457780 A JP10457780 A JP 10457780A JP 10457780 A JP10457780 A JP 10457780A JP S5730198 A JPS5730198 A JP S5730198A
Authority
JP
Japan
Prior art keywords
register
segment
section
address
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10457780A
Other languages
Japanese (ja)
Inventor
Tetsuo Yamaguchi
Masayoshi Maruyama
Hideyasu Fukazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Panafacom Ltd
Original Assignee
Fujitsu Ltd
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Panafacom Ltd filed Critical Fujitsu Ltd
Priority to JP10457780A priority Critical patent/JPS5730198A/en
Publication of JPS5730198A publication Critical patent/JPS5730198A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To improve integrity by storing data of the same kind in the same segment and by regarding it as an error that an access address is not in this segment. CONSTITUTION:On the basis of a register number set in the section B of an instruction register RX, the data of a specific base register is read out from a general register 1. In this case, its high-order digit bits are set, as they are, in the section 5-0 of a memory address register 5. To the low-order digit bits, a displacement value D0 set in the section D is added 2. When any carry is not generated at this time, the resulting address is found residing in the same segment. If a carry is generated on the addition 2, that shows that the sum exceeds the segment area, and the result of address calculation has an error.
JP10457780A 1980-07-30 1980-07-30 Information processing system Pending JPS5730198A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10457780A JPS5730198A (en) 1980-07-30 1980-07-30 Information processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10457780A JPS5730198A (en) 1980-07-30 1980-07-30 Information processing system

Publications (1)

Publication Number Publication Date
JPS5730198A true JPS5730198A (en) 1982-02-18

Family

ID=14384285

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10457780A Pending JPS5730198A (en) 1980-07-30 1980-07-30 Information processing system

Country Status (1)

Country Link
JP (1) JPS5730198A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59188900A (en) * 1983-04-12 1984-10-26 Nec Corp Data processor
JPS59189458A (en) * 1983-04-13 1984-10-27 Fujitsu Ltd Ras information managing system
JPS6227838A (en) * 1985-07-29 1987-02-05 Nec Corp Buffer controller of information processor

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59188900A (en) * 1983-04-12 1984-10-26 Nec Corp Data processor
JPS59189458A (en) * 1983-04-13 1984-10-27 Fujitsu Ltd Ras information managing system
JPS6227838A (en) * 1985-07-29 1987-02-05 Nec Corp Buffer controller of information processor

Similar Documents

Publication Publication Date Title
US6055211A (en) Force page zero paging scheme for microcontrollers using data random access memory
JPS5730198A (en) Information processing system
GB1179048A (en) Data Processor with Improved Apparatus for Instruction Modification
ES8106062A1 (en) Digital information transfer system and interface.
JPS5714957A (en) Memory device
JPS56143049A (en) Output circuit
GB1224961A (en) Binary associative memory
JPS55129855A (en) Mode designation unit in electronic register
JPS55105719A (en) Buffer device
JPS5783846A (en) Operation system for variable length data
EP0389886A3 (en) Ring reduction logic mechanism
GB1139675A (en) Apparatus for selective processing of information characters in a data processing system
SU841052A1 (en) Shift register-based storage device
JPS56134384A (en) Memory access system
JPS5618787A (en) Time counting system
JPS5637892A (en) Memory unit
GB1330941A (en) Data processing system
JPS5740790A (en) Storage control system
JPS5661096A (en) Error detection system for read only memory electrically erasable
JPS57113166A (en) Data processor
JPS57212547A (en) Address conversion system
JPS5469922A (en) Data check system of memory
JPS56163594A (en) Memory control device
JPS57201951A (en) Virtual computer system
JPS5589969A (en) Address conversion unit