JPS5719854A - History storing system - Google Patents

History storing system

Info

Publication number
JPS5719854A
JPS5719854A JP9343080A JP9343080A JPS5719854A JP S5719854 A JPS5719854 A JP S5719854A JP 9343080 A JP9343080 A JP 9343080A JP 9343080 A JP9343080 A JP 9343080A JP S5719854 A JPS5719854 A JP S5719854A
Authority
JP
Japan
Prior art keywords
circuit
address
memory
microinstruction
history
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9343080A
Other languages
Japanese (ja)
Inventor
Mitsuo Aoyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP9343080A priority Critical patent/JPS5719854A/en
Publication of JPS5719854A publication Critical patent/JPS5719854A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/34Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To suppress the fact that information in a history storing circuit becomes only a redundant address information by a loop, etc., by suppressing a registration by a history registration controlling circuit, in case when a specific pattern contained in a microinstruction word has been detected. CONSTITUTION:When an address information S1 from an address instructing circuit 4 is address alpha, a microinstruction (a) is read out as a microinstruction word S2 from a microinstruction word memory 3, and the address alpha is registered in a history circuit 2. Subsequently, address beta1 from the circuit 4 is sent to the memory 3 as the address information S1, and a microinstruction b1 is read out from the memory 3. In this case, since an inhibit instruction signal S4 is not outputted from a history registration inhibiting and holding circuit 7, and the address beta1 of the instruction b1 is stored in the circuit 2. Subsequently, when an address beta2 is supplied to the memory 3 from the circuit 4, an instruction b2 is read out, a pattern detection signal S3 is outputted from a specific pattern detecting circuit 5, the signal S4 is outputted from the circuit 7, and it is inhibited to register the address beta2 to the circuit 2.
JP9343080A 1980-07-09 1980-07-09 History storing system Pending JPS5719854A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9343080A JPS5719854A (en) 1980-07-09 1980-07-09 History storing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9343080A JPS5719854A (en) 1980-07-09 1980-07-09 History storing system

Publications (1)

Publication Number Publication Date
JPS5719854A true JPS5719854A (en) 1982-02-02

Family

ID=14082085

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9343080A Pending JPS5719854A (en) 1980-07-09 1980-07-09 History storing system

Country Status (1)

Country Link
JP (1) JPS5719854A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02260117A (en) * 1989-03-30 1990-10-22 Konica Corp Magnetic recording medium

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02260117A (en) * 1989-03-30 1990-10-22 Konica Corp Magnetic recording medium

Similar Documents

Publication Publication Date Title
JPS56129950A (en) Information processor
JPS5719854A (en) History storing system
JPS54117640A (en) Memory address designation system
JPS5259537A (en) Data processor
JPS5384540A (en) Data processing unit
JPS55102062A (en) Fail safe system
JPS5617441A (en) Program interruption system
JPS5621251A (en) Retrial control system
JPS5757349A (en) Microprogram control type data processor
JPS56145600A (en) Detection system for memory destruction
JPS54157046A (en) Memory error preservation system
JPS6455652A (en) Data processor
JPS57130153A (en) Program control device
JPS5492142A (en) Communication controller
JPS563485A (en) Buffer memory device
JPS55116145A (en) Microprogram controller
JPS5659354A (en) Pseudo fault test system
JPS57162031A (en) Address stack control system
JPS5537625A (en) Data storing read system
JPS647168A (en) Information processor
JPS5614353A (en) Control clock switching system
JPS56135246A (en) Subroutine access control system
JPS57101949A (en) Interruption processing circuit
JPS5532274A (en) Magnetic bubble memory unit
JPS57101954A (en) Error information system of logical device