JPS57191757A - Trouble reporting system for multiprocessor system - Google Patents

Trouble reporting system for multiprocessor system

Info

Publication number
JPS57191757A
JPS57191757A JP56076968A JP7696881A JPS57191757A JP S57191757 A JPS57191757 A JP S57191757A JP 56076968 A JP56076968 A JP 56076968A JP 7696881 A JP7696881 A JP 7696881A JP S57191757 A JPS57191757 A JP S57191757A
Authority
JP
Japan
Prior art keywords
trouble
common bus
master processor
information
display device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56076968A
Other languages
Japanese (ja)
Inventor
Yoichi Isogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56076968A priority Critical patent/JPS57191757A/en
Publication of JPS57191757A publication Critical patent/JPS57191757A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)

Abstract

PURPOSE:To eliminate a trouble display device, a cable driver, etc., by using a common bus and an interface circuit to read trouble indications of a slave processor from a master processor. CONSTITUTION:Fixed master processor 1 and slave processors 3 and 4 are connected through a common bus 2, and slave processors 3 and 4 consist of interface circuits 5 and 6, CPUs 7 and 8, and trouble indication registers 9 and 10. The trouble information read command received from the master processor 1 through the common bus 2 is decoded by interface circuits 5 and 6, and much urgent information in trouble indication registers 9 and 10 and information of the change request of the system are edited and are returned to the master processor 1 through the common bus 2. Thus, a trouble display device, a cable driver, and a relay are eliminated.
JP56076968A 1981-05-21 1981-05-21 Trouble reporting system for multiprocessor system Pending JPS57191757A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56076968A JPS57191757A (en) 1981-05-21 1981-05-21 Trouble reporting system for multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56076968A JPS57191757A (en) 1981-05-21 1981-05-21 Trouble reporting system for multiprocessor system

Publications (1)

Publication Number Publication Date
JPS57191757A true JPS57191757A (en) 1982-11-25

Family

ID=13620578

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56076968A Pending JPS57191757A (en) 1981-05-21 1981-05-21 Trouble reporting system for multiprocessor system

Country Status (1)

Country Link
JP (1) JPS57191757A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6175463A (en) * 1984-09-19 1986-04-17 Nec Corp Information processing system
JPS63198441A (en) * 1987-02-13 1988-08-17 Nitsuko Corp Data transmission system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6175463A (en) * 1984-09-19 1986-04-17 Nec Corp Information processing system
JPH022180B2 (en) * 1984-09-19 1990-01-17 Nippon Electric Co
JPS63198441A (en) * 1987-02-13 1988-08-17 Nitsuko Corp Data transmission system

Similar Documents

Publication Publication Date Title
JPS52115640A (en) Register for pipe line data processor system
EP0111840A3 (en) Access control method for multiprocessor systems
DK164420C (en) MULTIPROCESSOR COMPUTER SYSTEM
KR850002618A (en) Cache invalidation device for multi-processor systems in digital computer systems
FR2342529A1 (en) CENTRAL UNIT-CABLE INPUT / OUTPUT INTERFACE DEVICE FOR DATA PROCESSING SYSTEM
DE3886756D1 (en) Access to resources for multiprocessor computer system.
BE881724A (en) ERROR DIAGNOSTIC DEVICE FOR DATA PROCESSING SYSTEM
DK381686A (en) PRIORITY DISTRIBUTION CIRCUIT FOR CO-OPERATING COMPUTERS
JPS57191757A (en) Trouble reporting system for multiprocessor system
FR2342526A1 (en) TRANSMITTER-RECEIVER DEVICE FOR DATA PROCESSING SYSTEM
JPS5622160A (en) Data processing system having additional processor
DE3277424D1 (en) Coupler for processors
JPS5750037A (en) Data transfer system
JPS5680722A (en) Interprocessor control system
JPS57152066A (en) Opu communication system in multi-opu system
JPS5672753A (en) Selective processor for occupation of common bus line
BE873845A (en) DATA CONVERSION INTERFACE DEVICE IN A TEXT PROCESSING SYSTEM
FR2538140B1 (en) BUS COUPLING DEVICE FOR MULTIPLE BUS DATA PROCESSING SYSTEM
JPS559277A (en) Information processor
JPS57143654A (en) Memory sequence extending circuit
JPS57168318A (en) Data transmitting device
JPS5539978A (en) Transmission control device
JPS5552130A (en) Information processing unit
JPS5534752A (en) Common access unit
JPS56143072A (en) Hung up release and processing system in multiprocessor processing system