JPS57189315A - Signal detecting circuit - Google Patents
Signal detecting circuitInfo
- Publication number
- JPS57189315A JPS57189315A JP56075233A JP7523381A JPS57189315A JP S57189315 A JPS57189315 A JP S57189315A JP 56075233 A JP56075233 A JP 56075233A JP 7523381 A JP7523381 A JP 7523381A JP S57189315 A JPS57189315 A JP S57189315A
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- circuit
- logical circuit
- shift register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/22—Signal processing not specific to the method of recording or reproducing; Circuits therefor for reducing distortions
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Abstract
PURPOSE:To substantially improve a signal-to-noice ratio of a signal even in case when it is difficult to detect a signal exactly, by executing the signal processing of a binary decoded recording readout output. CONSTITUTION:To a data input terminal 25, an output of an OR circuit is applied through its OR circuit. On the other hand, to a clock input terminal 24, a clock shown in S is applied. A Wallis tree 18 totals the number of ''1'' outputted to the output terminal of a shift register 17, and outputs (m)-(o). Also, the question whether both of an output of a D flip-flop 19 and an output of the shift register 17 are ''0'' or not is decided by an NOR logical circuit 21, AND with the previous result of a digital comparator 20 is taken by an AND logical circuit 22, and an output shown in (r) is obtained. By an output of this AND logical circuit 22, a spikelike noise is removed entirely.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56075233A JPS57189315A (en) | 1981-05-18 | 1981-05-18 | Signal detecting circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56075233A JPS57189315A (en) | 1981-05-18 | 1981-05-18 | Signal detecting circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57189315A true JPS57189315A (en) | 1982-11-20 |
JPH0234110B2 JPH0234110B2 (en) | 1990-08-01 |
Family
ID=13570290
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56075233A Granted JPS57189315A (en) | 1981-05-18 | 1981-05-18 | Signal detecting circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57189315A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5535463U (en) * | 1978-08-29 | 1980-03-07 |
-
1981
- 1981-05-18 JP JP56075233A patent/JPS57189315A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5535463U (en) * | 1978-08-29 | 1980-03-07 |
Also Published As
Publication number | Publication date |
---|---|
JPH0234110B2 (en) | 1990-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5286011A (en) | Error correction device for parallel processing | |
ES516967A0 (en) | IMPROVEMENTS INTRODUCED IN A DIGITAL FILTER SENSITIVE TO AN INPUT SIGNAL TO PRODUCE FIRST AND SECOND OUTPUT SIGNALS. | |
JPS57141779A (en) | Character cutout system | |
JPS57189315A (en) | Signal detecting circuit | |
EP0326182A3 (en) | High speed digital signal processor for signed digit numbers | |
JPS57186836A (en) | Counting circuit | |
DE3686959D1 (en) | CIRCUIT ARRANGEMENT FOR SCANING A TERNAERAL SIGNAL. | |
JPS5739671A (en) | Shrinking system for facsimile picture signal | |
CA2021744A1 (en) | Fast maximum likelihood decoder | |
JPS57132478A (en) | Decoding system for variable length code | |
JPS57124928A (en) | Edge detection circuit | |
JPS57104363A (en) | Frame pattern discriminating method | |
SU1656571A1 (en) | Adaptive data compression unit | |
JPS5680973A (en) | Signal decoding system | |
JPS5693452A (en) | Digital synchronization detecting circuit | |
SU788109A1 (en) | Device for computing difference of two numbers | |
JPS5614772A (en) | Signal processing system | |
JPS57103465A (en) | Audible signal detecting circuit | |
JPS564911A (en) | Digital limiter | |
JPS5642451A (en) | Two-way/one-way converting circuit | |
JPS55136744A (en) | Detection circuit for code rule error | |
SU1080711A1 (en) | CODING AND DECODING DEVICE FOR DETECTING ERRORS AND DIGITAL DATA | |
JPS54138975A (en) | Position pulse correcting circuit | |
JPS56132601A (en) | Digital input signal deciding device | |
JPS642420A (en) | Data transfer circuit |