JPS57168325A - Processing system of transferring preferential data - Google Patents
Processing system of transferring preferential dataInfo
- Publication number
- JPS57168325A JPS57168325A JP5348481A JP5348481A JPS57168325A JP S57168325 A JPS57168325 A JP S57168325A JP 5348481 A JP5348481 A JP 5348481A JP 5348481 A JP5348481 A JP 5348481A JP S57168325 A JPS57168325 A JP S57168325A
- Authority
- JP
- Japan
- Prior art keywords
- request
- low priority
- data
- priority
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Abstract
PURPOSE:To prevent a processing of a low priority data from being kept queuing for a long time, by storing the data transfer requests given from plural channels based on the order of priority and carrying out the processing to the request for a low priority data after a certain period of time elapses. CONSTITUTION:The data transfer request signal given from an input/output channel CH of a computer is received by a priority control part 2. When a transfer request is produced at CH3-CH10 having high priority while the data of CH1 is transferred and held at a high priority request storing part 7 in the state of the custody, the data transfer request of the CH2 having low priority is stored in a low priority request storing part 10. When the circuit 10 turns a signal 11 showing the holding state of the request into a significant one, a low priority request forcible process control part 13 works to turn a low priority request processing state signal 15 significant in the lapse of time T. After the time T, a high priority request processing state signal 14 is not significant any more, and the signal 15 becomes significant to actuate a low priority request starting part 19. Thus the request is processed for the transfer of data of the CH2 which is held at the part 13.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5348481A JPS57168325A (en) | 1981-04-09 | 1981-04-09 | Processing system of transferring preferential data |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5348481A JPS57168325A (en) | 1981-04-09 | 1981-04-09 | Processing system of transferring preferential data |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57168325A true JPS57168325A (en) | 1982-10-16 |
Family
ID=12944113
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5348481A Pending JPS57168325A (en) | 1981-04-09 | 1981-04-09 | Processing system of transferring preferential data |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57168325A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0179550A2 (en) * | 1984-10-26 | 1986-04-30 | Trw Inc. | Controlled star network |
-
1981
- 1981-04-09 JP JP5348481A patent/JPS57168325A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0179550A2 (en) * | 1984-10-26 | 1986-04-30 | Trw Inc. | Controlled star network |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57117027A (en) | Signal sending and receiving circuit | |
JPS57168325A (en) | Processing system of transferring preferential data | |
JPS6423340A (en) | Ring-shaped network device | |
JPS5745605A (en) | Synchronizing method between plural computers | |
JPS5213740A (en) | Information transmission system | |
JPS5587262A (en) | Asynchronous doubled operation system | |
JPS5489434A (en) | Memory access control processing system | |
JPS54531A (en) | Channel control system | |
JPS54161854A (en) | Input/output control system for information processor | |
JPS5557967A (en) | Timer coincidence method for multiple-computer system | |
JPS54140439A (en) | Composite computer device | |
JPS5773435A (en) | Channel buffer control system | |
JPS6485498A (en) | Remote supervisory and controlling system | |
JPS5528125A (en) | Input and output control unit | |
JPS56168254A (en) | Advance control system for input/output control unit | |
JPS57137938A (en) | Data processor | |
JPS5750378A (en) | Control system of data processor | |
JPS52106628A (en) | Information input terminal unit | |
JPS55153450A (en) | Control system for line polarity | |
JPS5638645A (en) | Digital output change-over system in duplex system | |
JPS57172462A (en) | Picture input device | |
JPS5478643A (en) | Read/write processing method for input/output device | |
JPS6476255A (en) | Device for arbitrating bus of multiple input and output data transferring device | |
JPS57101926A (en) | Data transferring circuit | |
JPS6488669A (en) | Dma transfer control table prereading system |