JPS57101926A - Data transferring circuit - Google Patents

Data transferring circuit

Info

Publication number
JPS57101926A
JPS57101926A JP17825380A JP17825380A JPS57101926A JP S57101926 A JPS57101926 A JP S57101926A JP 17825380 A JP17825380 A JP 17825380A JP 17825380 A JP17825380 A JP 17825380A JP S57101926 A JPS57101926 A JP S57101926A
Authority
JP
Japan
Prior art keywords
data
input
outputting
output part
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17825380A
Other languages
Japanese (ja)
Inventor
Masaaki Taki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP17825380A priority Critical patent/JPS57101926A/en
Publication of JPS57101926A publication Critical patent/JPS57101926A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

PURPOSE:To execute a transfer with high reliability without extending a transfer line even when the quantity of transfer data has increased, by dividing the data into data, address data and a control signal, and transferring each data by means of time division. CONSTITUTION:A control part 1 transfers data to be transferred to an operation part 51, to an input/output part 21, by outputting data to be transferred to a data bus (a), outputting an address for selecting the input/output part 21, to an address bus (b), and outputting a control signal to a control line (c). In this case, the control part 1 transfers address data to an input/output part 22, by outputting address data to an input/output part 41 of the operation part 51, outputting an address for selecting the input/output part 22, to the bus (b), and outputting the control signal to the line (c). Moreover, the control part 1 outputs a control signal to a control line to the input/output part 41 of the operation part 1, and transfers the control signal to an input/output part 23. In this way, data is transferred to the input/output part 41 and the operation part 51. In this regard, data of an operation part 52-5n is also transferred in the same way.
JP17825380A 1980-12-16 1980-12-16 Data transferring circuit Pending JPS57101926A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17825380A JPS57101926A (en) 1980-12-16 1980-12-16 Data transferring circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17825380A JPS57101926A (en) 1980-12-16 1980-12-16 Data transferring circuit

Publications (1)

Publication Number Publication Date
JPS57101926A true JPS57101926A (en) 1982-06-24

Family

ID=16045256

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17825380A Pending JPS57101926A (en) 1980-12-16 1980-12-16 Data transferring circuit

Country Status (1)

Country Link
JP (1) JPS57101926A (en)

Similar Documents

Publication Publication Date Title
JPS57117027A (en) Signal sending and receiving circuit
JPS57129536A (en) Variable logic device
JPS57101926A (en) Data transferring circuit
JPS5231629A (en) Data communiction system
JPS5537644A (en) Input-output circuit of microcomputer
JPS5429534A (en) Adding system of optional functions to composite terminal
JPS57208689A (en) Memory control device
JPS54531A (en) Channel control system
JPS51113431A (en) Coupling control system between input-output buses
JPS5685127A (en) Digital signal processor
JPS5478639A (en) Input/output control unit
JPS5643850A (en) Intermultiplexer communication control system
JPS56106451A (en) Multiplication/isolation circuit
JPS5363941A (en) Input/output system
JPS57136239A (en) Device address switching system
JPS51144137A (en) Input/output data control unit
JPS53138250A (en) Output buffer circuit
JPS526023A (en) Composite data input device
JPS54149438A (en) Sequence control circuit
JPS5372540A (en) Interface circuit
JPS57211645A (en) Microprogram address controlling circuit
JPS5340177A (en) Input and output control system in remote supervising control system
JPS5261447A (en) Data transfer system
JPS56103745A (en) Information processor
JPS5684053A (en) Input-output control system of two-way digital transmission line