JPS57154696A - Semiconductor integrated circuit device - Google Patents
Semiconductor integrated circuit deviceInfo
- Publication number
- JPS57154696A JPS57154696A JP56039426A JP3942681A JPS57154696A JP S57154696 A JPS57154696 A JP S57154696A JP 56039426 A JP56039426 A JP 56039426A JP 3942681 A JP3942681 A JP 3942681A JP S57154696 A JPS57154696 A JP S57154696A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- constituted
- channel
- misfets
- well area
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
PURPOSE:To elevate a degree of integration, by selectively applying the supply voltage in accordance with the operation mode, to a memory matrix part of an RAM, a bit line selecting circuit separated from a well area of a word line selecting circuit, and a well area of other logical circuit. CONSTITUTION:A circuit 1 is constituted of an FF circuit consisting of p-channel MISFETs Q1, Q2 and n-channel MISFETs Q3, Q4, and n-channel transmission gate MISFETs Q5, Q6. A work line selecting circuit constituted of an inverting circuit consisting of a memory cell, a p-channel MISFET Q7, and an n-channel MISFET Q8, and a Y-address decoding circuit YD, a bit line selecting circuit constituted of MISFETs Q9, Q10 of a circuit 2, inverting circuits Q11, Q12 and an X-address decoding circuit XD, an input/output circuit I/O, and a P type well area for forming an n-channel MISFET in a logical circuit LGC are separated from each other and are constituted. To the well area of the circuit 2 side, negative supply voltage -VDD is supplied selectively in accordance with the operation mode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56039426A JPS57154696A (en) | 1981-03-20 | 1981-03-20 | Semiconductor integrated circuit device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56039426A JPS57154696A (en) | 1981-03-20 | 1981-03-20 | Semiconductor integrated circuit device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57154696A true JPS57154696A (en) | 1982-09-24 |
JPH0230117B2 JPH0230117B2 (en) | 1990-07-04 |
Family
ID=12552659
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56039426A Granted JPS57154696A (en) | 1981-03-20 | 1981-03-20 | Semiconductor integrated circuit device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57154696A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59231917A (en) * | 1983-06-15 | 1984-12-26 | Hitachi Ltd | Semiconductor device |
JPH04372789A (en) * | 1991-06-21 | 1992-12-25 | Sanyo Electric Co Ltd | Semiconductor memory |
JP2016066397A (en) * | 2014-09-25 | 2016-04-28 | 株式会社ソシオネクスト | Static ram and semiconductor device on which static ram is mounted |
-
1981
- 1981-03-20 JP JP56039426A patent/JPS57154696A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59231917A (en) * | 1983-06-15 | 1984-12-26 | Hitachi Ltd | Semiconductor device |
JPH04372789A (en) * | 1991-06-21 | 1992-12-25 | Sanyo Electric Co Ltd | Semiconductor memory |
JP2016066397A (en) * | 2014-09-25 | 2016-04-28 | 株式会社ソシオネクスト | Static ram and semiconductor device on which static ram is mounted |
Also Published As
Publication number | Publication date |
---|---|
JPH0230117B2 (en) | 1990-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE31855T1 (en) | CMOS INVERTER. | |
KR890004212B1 (en) | Complementary logic circuit | |
DE69119926T2 (en) | CMOS clamp circuits | |
GB1127687A (en) | Logic circuitry | |
JPS57154696A (en) | Semiconductor integrated circuit device | |
KR900003071B1 (en) | Logic circuit | |
KR900001598B1 (en) | The decoder circuit of semiconductor memory device | |
JPS5570986A (en) | Semiconductor intergrated circuit device | |
JPS6464194A (en) | C-mos address buffer | |
KR910010512A (en) | Dynamic Ram Sense Amplifier with Double Power Line | |
JPS56126326A (en) | Logic circuit | |
KR890004465B1 (en) | Delay circuit for gate array | |
JPS5636219A (en) | Dynamic type d flip-flop circuit | |
DE3865432D1 (en) | GATE SWITCHING WITH MOS TRANSISTORS. | |
JPS56103536A (en) | Mis output circuit | |
GB1416376A (en) | Arrangement for the controllable supply of at least two groups of electric lamps | |
JPS54111745A (en) | Static type logic circuit | |
JPS57181231A (en) | Semiconductor integrated circuit | |
JPS5694584A (en) | Cmos random access memory | |
JPS57141128A (en) | Complementary mos logical circuit | |
JPS6441312A (en) | Semiconductor delay circuit device | |
JPS55101190A (en) | Semiconductor memory device | |
FR2286558A1 (en) | Programmable integrated logic cct. - has outputs of AND-matrix connected to inputs of OR-matrix via inverters | |
JPS5749253A (en) | Semiconductor integrated circuit | |
JPS54109363A (en) | Gate circuit |