JPS5715447A - Production of substrate for carrying components - Google Patents

Production of substrate for carrying components

Info

Publication number
JPS5715447A
JPS5715447A JP9012980A JP9012980A JPS5715447A JP S5715447 A JPS5715447 A JP S5715447A JP 9012980 A JP9012980 A JP 9012980A JP 9012980 A JP9012980 A JP 9012980A JP S5715447 A JPS5715447 A JP S5715447A
Authority
JP
Japan
Prior art keywords
substrate
wiring pattern
sheet
hole
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9012980A
Other languages
Japanese (ja)
Other versions
JPS6359535B2 (en
Inventor
Yuji Matsuda
Masaru Iwasaki
Yuichi Yoshida
Takashi Nukui
Shigeo Nakatake
Katsuteru Awane
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP9012980A priority Critical patent/JPS5715447A/en
Priority to US06/277,807 priority patent/US4544989A/en
Priority to DE3125518A priority patent/DE3125518C2/en
Priority to FR8112887A priority patent/FR2485866B1/en
Publication of JPS5715447A publication Critical patent/JPS5715447A/en
Publication of JPS6359535B2 publication Critical patent/JPS6359535B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/05Insulated conductive substrates, e.g. insulated metal substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09009Substrate related
    • H05K2201/09036Recesses or grooves in insulating substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/096Vertically aligned vias, holes or stacked vias

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To make a thinner substrate with an improved heat radiation of components carried by connecting a wiring pattern provided on an insulator layer to components fastened in a recess which is formed on a metal substrate with the insulator layer as mask privided on one main surface of substrate. CONSTITUTION:A highly insulating sheet 36 such as polyamide imide punched in a device hole section 34 is stuck on a metal plate 33 made of Al, Cu or the like under a heat and pressure. Then, with the sheet 36 as mask, the metal plate 33 is etched to form a device hole 34. A wiring pattern 38 is formed on the surface of the sheet 36 by an ordinary method. Then, a device 39 is housed in the device hole 34 in such a manner that the surface thereof is kept below the surface of the hole and soldered for example. Then, the electrode section of the device 39 is connected to the wiring pattern 38, for example, by wire-bonding of a lead 40. The substrate can be made thinner with an improved heat radiation. The use of the insulating sheet 36 able to be overhung prevents short-circuiting of the lead 40.
JP9012980A 1980-06-30 1980-06-30 Production of substrate for carrying components Granted JPS5715447A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP9012980A JPS5715447A (en) 1980-06-30 1980-06-30 Production of substrate for carrying components
US06/277,807 US4544989A (en) 1980-06-30 1981-06-26 Thin assembly for wiring substrate
DE3125518A DE3125518C2 (en) 1980-06-30 1981-06-29 Method of making a thin wiring assembly - US Pat
FR8112887A FR2485866B1 (en) 1980-06-30 1981-06-30 THIN WIRING SUBSTRATE

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9012980A JPS5715447A (en) 1980-06-30 1980-06-30 Production of substrate for carrying components

Publications (2)

Publication Number Publication Date
JPS5715447A true JPS5715447A (en) 1982-01-26
JPS6359535B2 JPS6359535B2 (en) 1988-11-21

Family

ID=13989893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9012980A Granted JPS5715447A (en) 1980-06-30 1980-06-30 Production of substrate for carrying components

Country Status (1)

Country Link
JP (1) JPS5715447A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61287128A (en) * 1985-06-13 1986-12-17 Matsushita Electric Works Ltd Chip carrier for electron element
JPS61287129A (en) * 1985-06-13 1986-12-17 Matsushita Electric Works Ltd Chip carrier for electron element
JPS6215882A (en) * 1985-07-12 1987-01-24 松下電工株式会社 Chip carrier for electronic element
JPS63311746A (en) * 1987-06-15 1988-12-20 Mitsubishi Gas Chem Co Inc Manufacture of ic chip-mounting multilayered substrate
JPH06173106A (en) * 1992-02-10 1994-06-21 Kanebo Ltd Wig and production of wig

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3032071U (en) * 1996-06-05 1996-12-13 スケーター株式会社 Versatile cosmetics storage table

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5028272A (en) * 1973-07-11 1975-03-22

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5028272A (en) * 1973-07-11 1975-03-22

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61287128A (en) * 1985-06-13 1986-12-17 Matsushita Electric Works Ltd Chip carrier for electron element
JPS61287129A (en) * 1985-06-13 1986-12-17 Matsushita Electric Works Ltd Chip carrier for electron element
JPH053744B2 (en) * 1985-06-13 1993-01-18 Matsushita Electric Works Ltd
JPS6215882A (en) * 1985-07-12 1987-01-24 松下電工株式会社 Chip carrier for electronic element
JPS63311746A (en) * 1987-06-15 1988-12-20 Mitsubishi Gas Chem Co Inc Manufacture of ic chip-mounting multilayered substrate
JPH06173106A (en) * 1992-02-10 1994-06-21 Kanebo Ltd Wig and production of wig

Also Published As

Publication number Publication date
JPS6359535B2 (en) 1988-11-21

Similar Documents

Publication Publication Date Title
JPS5715447A (en) Production of substrate for carrying components
EP0039160A3 (en) Methods for bonding conductive bumps to electronic circuitry
TW343426B (en) Process for producing a circuit board at least having a metal layer, circuit board thereof and its use
JPS55138864A (en) Method of fabricating semiconductor assembling substrate
JPS6422091A (en) Double-side printed board
JPS5412263A (en) Semiconductor element and production of the same
JPS6484690A (en) Printed wiring board and the production thereof
JPS5636147A (en) Semiconductor device and its manufacture
JPS55125637A (en) Production of semiconductor device
JPS6436440A (en) Clad material for electronic components
GB1243097A (en) Improvements in or relating to methods of producing patterns of electrical connectors
JPS56161664A (en) Manufacture of lead for connecting semiconductor device
JPS54126468A (en) Production of resin-sealed semiconductor device
JPS56130920A (en) Forming method of electrode for semiconductor device
JPS558363A (en) Thermocompression bonding method
JPS57130458A (en) Film substrate structure
JPS6484654A (en) Semiconductor device
JPS5785247A (en) Formation of fetch electrode
JPS5669850A (en) Method for sealing semiconductor device
JPS5434686A (en) Semiconductor device
JPS6484646A (en) Manufacture of semiconductor package
JPS6442140A (en) Connection of integrated circuit
JPS5772350A (en) Fabrication of semiconductor device
JPS56118378A (en) Semiconductor device
JPS57192039A (en) Hybrid integrated circuit