JPS57129525A - Two-way code converting system - Google Patents
Two-way code converting systemInfo
- Publication number
- JPS57129525A JPS57129525A JP1547681A JP1547681A JPS57129525A JP S57129525 A JPS57129525 A JP S57129525A JP 1547681 A JP1547681 A JP 1547681A JP 1547681 A JP1547681 A JP 1547681A JP S57129525 A JPS57129525 A JP S57129525A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- pll circuit
- phase
- circuit
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/02—Reversible analogue/digital converters
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
PURPOSE:To realize the asynchronous action of two-way code conversion, by providing the 1st PLL circuit plus its subordinate 2nd PLL circuit. CONSTITUTION:The 2nd PLL circuit 25 receives clocks CLK1 and CLK2 of different phases which have a comparatively high frequency compared with the clock that is produced from a voltage control type oscillator within the 1st PLL circuit 24. Then one of these two clocks is selected through a clock selecting circuit 31 to be used as a clock CLK3. This clock CLK3 is divided by a frequency divider circuit 32 to produce a clock corresponding to a receiving synchronous signal 27, and the phase comparison is carried out through a phase comparator 30. The clock is consecutively used if the state of phase is satisfactory and then replaced with another clock if the state of phase becomes unsatisfactory.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1547681A JPS57129525A (en) | 1981-02-04 | 1981-02-04 | Two-way code converting system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1547681A JPS57129525A (en) | 1981-02-04 | 1981-02-04 | Two-way code converting system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57129525A true JPS57129525A (en) | 1982-08-11 |
Family
ID=11889846
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1547681A Pending JPS57129525A (en) | 1981-02-04 | 1981-02-04 | Two-way code converting system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57129525A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62224121A (en) * | 1986-03-25 | 1987-10-02 | Sony Corp | Digital-analog or analog-digital conversion integrated circuit |
JPS6486617A (en) * | 1987-09-28 | 1989-03-31 | Matsushita Electric Ind Co Ltd | Signal processing circuit |
-
1981
- 1981-02-04 JP JP1547681A patent/JPS57129525A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62224121A (en) * | 1986-03-25 | 1987-10-02 | Sony Corp | Digital-analog or analog-digital conversion integrated circuit |
JPS6486617A (en) * | 1987-09-28 | 1989-03-31 | Matsushita Electric Ind Co Ltd | Signal processing circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE58266T1 (en) | PHASE LOCKED LOOP FOR FILTER ARRANGEMENT WITH NON-RATIONAL RATIO BETWEEN INPUT AND OUTPUT SAMPLING FREQUENCY. | |
JPS54118723A (en) | Phase converter | |
JPS5720052A (en) | Input data synchronizing circuit | |
JPS5539490A (en) | Phase synchronizing signal generator circuit | |
JPS5797751A (en) | Circuit for adding artificial synchronizing signal | |
JPS5360150A (en) | Instantaneous leading-in system for digital phase lock loop | |
JPS57129525A (en) | Two-way code converting system | |
EP0783204A3 (en) | Frequency-lock indicator circuit | |
AU3114400A (en) | Low jitter high phase resolution pll-based timing recovery system | |
JPS5535545A (en) | Digital phase synchronous circuit | |
JPS5466062A (en) | Clock synchronous circuit | |
SU1239831A1 (en) | Converter of one-phase sine signal to pulses | |
JPS5566288A (en) | Inverter control circuit | |
JPS56110363A (en) | Multiplexing circuit using pll | |
JPS5575343A (en) | Phase comparator circuit | |
SU1166331A1 (en) | Device for generating synchronizing sequences | |
SU921097A1 (en) | Frequency divider with variable countdown ratio | |
JPS5787241A (en) | Phase synchronizing circuit for optional frequency conversion | |
SU1432754A1 (en) | Multiplier of pulse repetition rate | |
JPS5448473A (en) | Coder | |
JPS5496915A (en) | Stuff multiple-synchronous multiple connection converter | |
SU661813A1 (en) | Retunable frequency divider | |
SU817981A1 (en) | Inverter control device | |
JPS5333038A (en) | Phase synchronizing oscillator | |
JPS6248448B2 (en) |