JPS57127994A - Storage device - Google Patents

Storage device

Info

Publication number
JPS57127994A
JPS57127994A JP1121781A JP1121781A JPS57127994A JP S57127994 A JPS57127994 A JP S57127994A JP 1121781 A JP1121781 A JP 1121781A JP 1121781 A JP1121781 A JP 1121781A JP S57127994 A JPS57127994 A JP S57127994A
Authority
JP
Japan
Prior art keywords
write
ram
rom
memory address
capacity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1121781A
Other languages
Japanese (ja)
Inventor
Takuo Kitamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1121781A priority Critical patent/JPS57127994A/en
Publication of JPS57127994A publication Critical patent/JPS57127994A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/005—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor comprising combined but independently operative RAM-ROM, RAM-PROM, RAM-EPROM cells

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)

Abstract

PURPOSE:To enable to give the function the same as a page capacity of an RAM to an ROM in combination with a small capacity of RAM, by providing a write-in display bit to a write-in RAM page storage memory, corresponding to each block of a large capacity of ROM. CONSTITUTION:Corresponding to blocks split into a plurality of a large capacity ROM 1, a write-in display bit field 31 is provided at a write-in RAM page storage memory 3, and when a new rewrite request to the ROM 1 is caused, the write-in display bit corresponding to the block including the memeory address in response to the write-in information is set to write-in display state, and the write-in information is written in the memory address of a RAM 2 with comparatively small capacity corresponded with a predetermined rule to this memory address. When the readout request to the memory address included in the block set already to the write-in display state for the display bit is present, the content corresponding to the memory address is read out from the RAM 2.
JP1121781A 1981-01-28 1981-01-28 Storage device Pending JPS57127994A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1121781A JPS57127994A (en) 1981-01-28 1981-01-28 Storage device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1121781A JPS57127994A (en) 1981-01-28 1981-01-28 Storage device

Publications (1)

Publication Number Publication Date
JPS57127994A true JPS57127994A (en) 1982-08-09

Family

ID=11771795

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1121781A Pending JPS57127994A (en) 1981-01-28 1981-01-28 Storage device

Country Status (1)

Country Link
JP (1) JPS57127994A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10187529A (en) * 1996-10-31 1998-07-21 Internatl Business Mach Corp <Ibm> System and method for enabling load at write time of dynamic rom data

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10187529A (en) * 1996-10-31 1998-07-21 Internatl Business Mach Corp <Ibm> System and method for enabling load at write time of dynamic rom data

Similar Documents

Publication Publication Date Title
JPS5785255A (en) Memory storage for integrated circuit
JPS53124935A (en) Control system for disc unit
JPS5622172A (en) Retrieving device for picture information
JPS57127994A (en) Storage device
JPS54109728A (en) Memory device
JPS5730029A (en) File area managing system
JPS52102013A (en) Memory unit
JPS5326542A (en) Information retrieval unit
JPS5715286A (en) Memory device
JPS5760451A (en) Fixed data read-out system
EP0863513A3 (en) Method of writing data into memory with finite guaranteed write number of times and device for writing data into such memory
JPS5515520A (en) Automatic micro cash control system
JPS57182247A (en) Buffer memory device
JPS5365629A (en) Memory system
JPS5764856A (en) Index access control system
JPS558628A (en) Data processing system
JPS55160390A (en) Driving method of dynamic memory cell
JPS5798051A (en) Memory system of scan in/out data
JPS5567865A (en) Electronic desk computer
JPS5549739A (en) Picture signal processing unit
JPS578980A (en) Memory device
KR920006898A (en) Display controller
JPS5473527A (en) Buffer memory control system
JPS5640347A (en) Data transmission system
JPS57176464A (en) Data transfer system