JPS5684096A - Digital exchange processing system - Google Patents

Digital exchange processing system

Info

Publication number
JPS5684096A
JPS5684096A JP16201579A JP16201579A JPS5684096A JP S5684096 A JPS5684096 A JP S5684096A JP 16201579 A JP16201579 A JP 16201579A JP 16201579 A JP16201579 A JP 16201579A JP S5684096 A JPS5684096 A JP S5684096A
Authority
JP
Japan
Prior art keywords
circuit
ch1in
time
address
separating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16201579A
Other languages
Japanese (ja)
Inventor
Shuji Kimura
Takeshi Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16201579A priority Critical patent/JPS5684096A/en
Publication of JPS5684096A publication Critical patent/JPS5684096A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

PURPOSE:To enable real-time exchange by providing a circuit with flexibility by providing a multiplexing circuit and separating circuit as a substitute for a memory device for connection address dial number storage and rearrangement. CONSTITUTION:Clock pulse CP (where N is the number of channels and fS is a communication speed) of frequency NXfS is supplied to 1/N counter 12 to generate timing pulses phi1-phiN and multiplexing circuit 11 sends encoded signal CD, inputted to respective channels CH1IN-CHNIN, to separating circuit 15 as a time-division multiplex signal. On the basis of a control indication signal, control circuit 13 informs separating circuit 15 of which address is assigned to which time slot. For example, address CHNOUT is assigned to time slot CH1IN and separating circuit 15 connects CH1IN to CHNOUT. Therefore this system does not take much time for exchange and provides the circuit with flexibility in comparison with the usual system that stores and makes rearrangement of connection address dial numbers by using a memory unit.
JP16201579A 1979-12-12 1979-12-12 Digital exchange processing system Pending JPS5684096A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16201579A JPS5684096A (en) 1979-12-12 1979-12-12 Digital exchange processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16201579A JPS5684096A (en) 1979-12-12 1979-12-12 Digital exchange processing system

Publications (1)

Publication Number Publication Date
JPS5684096A true JPS5684096A (en) 1981-07-09

Family

ID=15746421

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16201579A Pending JPS5684096A (en) 1979-12-12 1979-12-12 Digital exchange processing system

Country Status (1)

Country Link
JP (1) JPS5684096A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4516272A (en) * 1982-02-15 1985-05-07 Ricoh Company, Ltd. Communication network

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4516272A (en) * 1982-02-15 1985-05-07 Ricoh Company, Ltd. Communication network

Similar Documents

Publication Publication Date Title
CA2031055A1 (en) Programmable multiplexing techniques for mapping a capacity domain into a time domain within a frame
ES413756A1 (en) Asynchronous time division multiplexer and demultiplexer
GB1186385A (en) Improvements in or relating to Transmission Systems and Methods
JPS5639694A (en) Method and device for synchrnonizing timing in transmission of digital information signal
GB1047639A (en) Improvements in or relating to time division transmission systems
GB1111181A (en) Multiplexing system
EP0099101A3 (en) Synchronous clock producing circuit for a digital signal multiplex apparatus
GB2035015B (en) Information transmission systems
JPS5684096A (en) Digital exchange processing system
FR2315736A1 (en) Transmission system for periodic signals - includes master clock circuit using two main oscillators and auxiliary oscillators
JPS5611504A (en) Control timing system
SE8400170D0 (en) DEVICE FOR SYNCHRONIZING PULSE STAYS IN A DIGITAL PHONE SYSTEM
JPS5616340A (en) Multiplex transmission system of signal
CA2031934A1 (en) Flywheel circuit
JPS57112148A (en) System for multiplexing digital signal
JPS5792984A (en) Circuit for generating synchronizing signal
JPS55161493A (en) Line concentrating system
JPS53107209A (en) Various-signal transmission system of time-division exchange
JPS561638A (en) Isolating system for multiple signal
JPS5748842A (en) Frame synchronizing circuit
FR2307405A1 (en) Time or clock pulse control system - has terminal or subscriber station(s) connected by microwave transmission line
JPS5613824A (en) Channel selection tuning circuit
JPS57152255A (en) Frame synchronizing device
JPS5523643A (en) Data transmission system
FR2427749A1 (en) Electronic clock for automatic international telephone exchange - produces simultaneously pricing pulses for different call cost periods