JPS5792984A - Circuit for generating synchronizing signal - Google Patents
Circuit for generating synchronizing signalInfo
- Publication number
- JPS5792984A JPS5792984A JP55169342A JP16934280A JPS5792984A JP S5792984 A JPS5792984 A JP S5792984A JP 55169342 A JP55169342 A JP 55169342A JP 16934280 A JP16934280 A JP 16934280A JP S5792984 A JPS5792984 A JP S5792984A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- reset
- supplied
- phase
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Synchronizing For Television (AREA)
Abstract
PURPOSE:To obtain a clock pulse synchronized with a reference pulse with a simple constitution, by selecting a colck pulse, which comes first after coming of the reference pulse, from clock pulse of plural systems shifted in phase from one another by every prescribed time. CONSTITUTION:Clock pulses of plural systems shifted in phase from one another by every prescribed time are generated from terminals t1-tn and are supplied to flip flop circuits F11-F1n respectively. Meanwhile, a reference pulse HD is supplied to a terminal (h). Flip flop circuits F11-F1n are reset by this reference pulse HD, and their reset is released in accordance with the fall of this pulse. A clock pulse which comes first after this release of reset is selected, and a flip flop to which this clock pulse is applied is triggered. Outputs of gate circuits G21-G2n are supplied to delay circuits D21-D2n through a gate circuit G21-G2n are minutely adjusted the output pulse in phase.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55169342A JPS5792984A (en) | 1980-12-01 | 1980-12-01 | Circuit for generating synchronizing signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55169342A JPS5792984A (en) | 1980-12-01 | 1980-12-01 | Circuit for generating synchronizing signal |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5792984A true JPS5792984A (en) | 1982-06-09 |
JPS643394B2 JPS643394B2 (en) | 1989-01-20 |
Family
ID=15884774
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55169342A Granted JPS5792984A (en) | 1980-12-01 | 1980-12-01 | Circuit for generating synchronizing signal |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5792984A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58220588A (en) * | 1982-06-17 | 1983-12-22 | Toshiba Corp | Video signal processor |
JPS6153880A (en) * | 1984-08-23 | 1986-03-17 | Fujitsu Ltd | Display and control device of character picture |
JPS61109380A (en) * | 1984-10-31 | 1986-05-27 | アールシーエー トムソン ライセンシング コーポレイシヨン | Television camera |
JPS61109381A (en) * | 1984-10-31 | 1986-05-27 | アールシーエー トムソン ライセンシング コーポレイシヨン | Television camera |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54104236A (en) * | 1978-02-02 | 1979-08-16 | Nippon Hoso Kyokai <Nhk> | Synchronizing-signal-phase coupled circuit |
-
1980
- 1980-12-01 JP JP55169342A patent/JPS5792984A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54104236A (en) * | 1978-02-02 | 1979-08-16 | Nippon Hoso Kyokai <Nhk> | Synchronizing-signal-phase coupled circuit |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58220588A (en) * | 1982-06-17 | 1983-12-22 | Toshiba Corp | Video signal processor |
JPH0218633B2 (en) * | 1982-06-17 | 1990-04-26 | Tokyo Shibaura Electric Co | |
JPS6153880A (en) * | 1984-08-23 | 1986-03-17 | Fujitsu Ltd | Display and control device of character picture |
JPS61109380A (en) * | 1984-10-31 | 1986-05-27 | アールシーエー トムソン ライセンシング コーポレイシヨン | Television camera |
JPS61109381A (en) * | 1984-10-31 | 1986-05-27 | アールシーエー トムソン ライセンシング コーポレイシヨン | Television camera |
Also Published As
Publication number | Publication date |
---|---|
JPS643394B2 (en) | 1989-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5792984A (en) | Circuit for generating synchronizing signal | |
JPS5435666A (en) | Timing extraction system | |
JPS5231630A (en) | Test ethod of digital equipment | |
JPS52119276A (en) | Delayed synchronizing pulse generator | |
JPS5381059A (en) | Digital phase synchronizing system | |
JPS5758214A (en) | Forming circuit of data sampling clock | |
SU1265972A1 (en) | Device for generating pulses | |
SU741441A1 (en) | Pulse synchronizing device | |
JPS5212868A (en) | Automatic synchronizing signal generating circuit | |
JPS5696526A (en) | Timing signal generating system | |
JPS51144539A (en) | Synchronized method of plural digital circuits | |
SU553737A1 (en) | Sync device | |
JPS5441014A (en) | Clock signal generator circuit | |
JPS57191727A (en) | Clock pulse phase adjusting circuit | |
SU434581A1 (en) | DEVICE SYNCHRONIZATION OF PULSES | |
SU421132A1 (en) | DIVIDER WITH VARIABLE COEFFICIENT DIVISION | |
JPS53133327A (en) | Auto-clear signal generator circuit | |
JPS5769934A (en) | Clock synchronizing system | |
SU448585A1 (en) | Pulse synchronization device | |
SU894694A1 (en) | Timing pulse shaper | |
SU1045372A2 (en) | Device for pulse delay | |
SU1401576A1 (en) | Pseudorandom signal generator | |
JPS5386115A (en) | Isolation circuit for vertical synchronous singnal | |
JPS56119553A (en) | Timing reproducing device | |
JPS56119552A (en) | Timing reproducing device |