JPS5644953A - Parallel processor system - Google Patents
Parallel processor systemInfo
- Publication number
- JPS5644953A JPS5644953A JP12030179A JP12030179A JPS5644953A JP S5644953 A JPS5644953 A JP S5644953A JP 12030179 A JP12030179 A JP 12030179A JP 12030179 A JP12030179 A JP 12030179A JP S5644953 A JPS5644953 A JP S5644953A
- Authority
- JP
- Japan
- Prior art keywords
- switch
- instruction
- processors
- processor
- memory modules
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
Abstract
PURPOSE: To reduce the number of switch control lines in comparison with the cross point switch to facilitate integration, by limiting connection between processors and memory modules while referring to memories.
CONSTITUTION: Control processor (CP) 3 sends the instruction, which processors (PE) should execute, to n-sets of PE 20W2n-1 through transfer line 135, and n-sets of PEs perform processings according to this instruction. When the instruction sent to PE 20W2n-1 has a read or write instruction to a memory, CP 3 controls S' switch 4, R' switch 5, R switch 6, and S' switch 7 through transfer lines 131W134. Thus, in case that the first processor among processors 20W2n-1 accesses address A+K.i (A and K are constants, i=0, 1, 2...n-1), connection between the processor and memory modules is given by Amod(m) and Kmod(m) (m is the number of memory modules), thus reducing the number of switch control lines to facilitate integration.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12030179A JPS5644953A (en) | 1979-09-18 | 1979-09-18 | Parallel processor system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12030179A JPS5644953A (en) | 1979-09-18 | 1979-09-18 | Parallel processor system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5644953A true JPS5644953A (en) | 1981-04-24 |
Family
ID=14782841
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12030179A Pending JPS5644953A (en) | 1979-09-18 | 1979-09-18 | Parallel processor system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5644953A (en) |
-
1979
- 1979-09-18 JP JP12030179A patent/JPS5644953A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5492137A (en) | Buffer setting system | |
JPS57138079A (en) | Information processor | |
JPS5220735A (en) | Microprogram controlled computer system | |
JPS55153024A (en) | Bus control system | |
JPS5672752A (en) | Controller for occupation of common bus line | |
JPS6481066A (en) | Connection system for multi-processor | |
JPS5398741A (en) | High level recording and processing system | |
JPS5644953A (en) | Parallel processor system | |
JPS559228A (en) | Memory request control system | |
JPS5733471A (en) | Memory access control system for multiprocessor | |
JPS5698766A (en) | Virtual memory control system | |
JPS5642868A (en) | Access method for common memory in multiprocessor system | |
JPS54161854A (en) | Input/output control system for information processor | |
JPS5563422A (en) | Data transfer system | |
JPS526032A (en) | Main storage control unit | |
JPS5563423A (en) | Data transfer system | |
JPS5561866A (en) | Memory designation system | |
JPS55157027A (en) | Input and output transfer control unit | |
JPS5489434A (en) | Memory access control processing system | |
JPS5475231A (en) | Buffer memory control system | |
JPS5464435A (en) | Information shunting processing system in channel unit | |
JPS556621A (en) | Bus switching control system | |
JPS53140948A (en) | Interrupt processing system | |
JPS55108067A (en) | Address control system | |
JPS55147720A (en) | Multimemory bus |