JPS5561866A - Memory designation system - Google Patents

Memory designation system

Info

Publication number
JPS5561866A
JPS5561866A JP13526378A JP13526378A JPS5561866A JP S5561866 A JPS5561866 A JP S5561866A JP 13526378 A JP13526378 A JP 13526378A JP 13526378 A JP13526378 A JP 13526378A JP S5561866 A JPS5561866 A JP S5561866A
Authority
JP
Japan
Prior art keywords
processor
bit
memories
memory
common
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13526378A
Other languages
Japanese (ja)
Other versions
JPS6113628B2 (en
Inventor
Toshihiko Ohori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP13526378A priority Critical patent/JPS5561866A/en
Publication of JPS5561866A publication Critical patent/JPS5561866A/en
Publication of JPS6113628B2 publication Critical patent/JPS6113628B2/ja
Granted legal-status Critical Current

Links

Abstract

PURPOSE: To perform the memory designation efficiently, by individual selecting the common memory split when the memory access is made by the processor in 8-bit, and by simultaneously selecting all or a plurality of common memories in case of the processor in 16-bit.
CONSTITUTION: When the common memories 6a and 6b are accessed by using the processor 2 in 16-bit and the processor 1 in 8-bit, the processors 1, 2 are controlled with the processor control unit 3. When accessing is made to the common memories 6a and 6b by using the processor 1 in 8-bit, either one of the memories 6a and 6b is selected with the output of either one of the AND circuits 10 and 11 with the address data of the processor 1. Further, in case of memory access with the processor 2 in 16-bit, all the memories 6a and 6b or a plurality of them are simultaneously accessed. Thus, memory designation is made efficiently without lowering the processing speed.
COPYRIGHT: (C)1980,JPO&Japio
JP13526378A 1978-11-02 1978-11-02 Memory designation system Granted JPS5561866A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13526378A JPS5561866A (en) 1978-11-02 1978-11-02 Memory designation system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13526378A JPS5561866A (en) 1978-11-02 1978-11-02 Memory designation system

Publications (2)

Publication Number Publication Date
JPS5561866A true JPS5561866A (en) 1980-05-09
JPS6113628B2 JPS6113628B2 (en) 1986-04-14

Family

ID=15147607

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13526378A Granted JPS5561866A (en) 1978-11-02 1978-11-02 Memory designation system

Country Status (1)

Country Link
JP (1) JPS5561866A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58109960A (en) * 1981-12-22 1983-06-30 インタ−シル・インコ−ポレ−テツド Data processing system
JPS63113745A (en) * 1986-10-31 1988-05-18 Sony Tektronix Corp Memory controller
JPS6478320A (en) * 1987-09-19 1989-03-23 Fujitsu Ltd Data processing system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58109960A (en) * 1981-12-22 1983-06-30 インタ−シル・インコ−ポレ−テツド Data processing system
JPS6246025B2 (en) * 1981-12-22 1987-09-30 Intersil Inc
JPS63113745A (en) * 1986-10-31 1988-05-18 Sony Tektronix Corp Memory controller
JPS6478320A (en) * 1987-09-19 1989-03-23 Fujitsu Ltd Data processing system

Also Published As

Publication number Publication date
JPS6113628B2 (en) 1986-04-14

Similar Documents

Publication Publication Date Title
ES459518A1 (en) Plural virtual address space processing system
JPS5387640A (en) Data processing unit
JPS5454536A (en) Data processor
JPS5464439A (en) Address designation system
JPS5561866A (en) Memory designation system
JPS5591030A (en) Address extending system of microprocessor
JPS5474632A (en) Data processor
JPS55124830A (en) Input and output control system
JPS53139939A (en) Memory addressing method
JPS5282035A (en) Data processing unit
JPS5466727A (en) Access control system for buffer memory
JPS5547565A (en) Fourier conversion processing system
GB1536224A (en) Microprogramme controlled processors
JPS54140841A (en) Memory control system of multiprocessor system
JPS54161854A (en) Input/output control system for information processor
JPS5617440A (en) Memory sharing system
JPS5320825A (en) Memory control system
JPS55147720A (en) Multimemory bus
JPS55112661A (en) Memory control unit
JPS5512533A (en) Control system for multiplex memory unit
JPS55108067A (en) Address control system
JPS53132233A (en) Memory access system
JPS5621261A (en) Processing system for memory unit read/write
JPS57176464A (en) Data transfer system
JPS5357937A (en) Data processing unit of multiprocessor system