JPS5619153A - Virtual computer system - Google Patents
Virtual computer systemInfo
- Publication number
- JPS5619153A JPS5619153A JP9453479A JP9453479A JPS5619153A JP S5619153 A JPS5619153 A JP S5619153A JP 9453479 A JP9453479 A JP 9453479A JP 9453479 A JP9453479 A JP 9453479A JP S5619153 A JPS5619153 A JP S5619153A
- Authority
- JP
- Japan
- Prior art keywords
- program
- area
- vmm
- stored
- main memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE: To reduce the overhead to support the virtual memory function, by providing the means designating the access enable area on the main memory unit and performing the address conversion automatically when CPU or channel accesses the main memory.
CONSTITUTION: The absolute address of the head and final addresses of region is stored in the register AMR and it is used when accessing is made from the channel to the main memory unit. Further, to the VMM program area of the program region of virtual computer monitor VMM, and managing program to operate a plurality of operating systems at the same time is stored, and the prefix area is used to give the interruption information and control taken place at the execution of program to the VMM interruption processing program for interruption processing. Further, to the VM program area of the VM program region the program given by the user is stored and the VM prefix area is used to give the result of interruption processing by the VMM program to the VM program.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9453479A JPS5619153A (en) | 1979-07-25 | 1979-07-25 | Virtual computer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9453479A JPS5619153A (en) | 1979-07-25 | 1979-07-25 | Virtual computer system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5619153A true JPS5619153A (en) | 1981-02-23 |
JPS6336012B2 JPS6336012B2 (en) | 1988-07-18 |
Family
ID=14112990
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9453479A Granted JPS5619153A (en) | 1979-07-25 | 1979-07-25 | Virtual computer system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5619153A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58169278A (en) * | 1982-03-30 | 1983-10-05 | Fujitsu Ltd | Multiprocessor system by virtual computer system |
JPS58191046A (en) * | 1982-04-26 | 1983-11-08 | インタ−ナシヨナル・ビジネス・マシ−ンズ・コ−ポレ−シヨン | Cpu control switching system |
JPS6345657A (en) * | 1986-08-13 | 1988-02-26 | Nec Corp | Virtual memory control system for virtual computer system |
JP2006127462A (en) * | 2004-09-29 | 2006-05-18 | Sony Corp | Information processing device, process control method, and computer program |
-
1979
- 1979-07-25 JP JP9453479A patent/JPS5619153A/en active Granted
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58169278A (en) * | 1982-03-30 | 1983-10-05 | Fujitsu Ltd | Multiprocessor system by virtual computer system |
JPS58191046A (en) * | 1982-04-26 | 1983-11-08 | インタ−ナシヨナル・ビジネス・マシ−ンズ・コ−ポレ−シヨン | Cpu control switching system |
JPH0430053B2 (en) * | 1982-04-26 | 1992-05-20 | ||
JPS6345657A (en) * | 1986-08-13 | 1988-02-26 | Nec Corp | Virtual memory control system for virtual computer system |
JP2006127462A (en) * | 2004-09-29 | 2006-05-18 | Sony Corp | Information processing device, process control method, and computer program |
US8286161B2 (en) | 2004-09-29 | 2012-10-09 | Sony Corporation | Apparatus, method, and computer program for setting and updating a relationship between a logical processor and a physical processor |
Also Published As
Publication number | Publication date |
---|---|
JPS6336012B2 (en) | 1988-07-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5317705A (en) | Apparatus and method for TLB purge reduction in a multi-level machine system | |
JPS5542326A (en) | Channel address control system of virtual computer system | |
JPS5576447A (en) | Address control system for software simulation | |
JPS57197652A (en) | Digital data processing system | |
DE3687724D1 (en) | DIGITAL PROCESSOR CONTROL. | |
KR870000645A (en) | Direct I / O Devices in Virtual Memory Systems | |
KR900005299A (en) | Virtual calculator system | |
JPS57185545A (en) | Information processor | |
US4888688A (en) | Dynamic disable mechanism for a memory management unit | |
JPS5619153A (en) | Virtual computer system | |
JPH04311233A (en) | Address translating device | |
JPS5698766A (en) | Virtual memory control system | |
JPS5474632A (en) | Data processor | |
JPS55113182A (en) | Virtual computer system with tlb | |
JPS559228A (en) | Memory request control system | |
JPS5475232A (en) | Virtual memory data processing system | |
JPS54540A (en) | Computer composite system | |
JPS53130943A (en) | Microprogram control system | |
JPS5585953A (en) | Control circuit for memory extension | |
JPS5561866A (en) | Memory designation system | |
JPS5462735A (en) | Memory control system | |
JPS5528114A (en) | Display system of program execution level | |
JPS55108052A (en) | Data processing system | |
JPH07152653A (en) | Data processor | |
JPS54148330A (en) | Buffer memory control system |