JPS56169431A - Programmable logic array - Google Patents

Programmable logic array

Info

Publication number
JPS56169431A
JPS56169431A JP5870581A JP5870581A JPS56169431A JP S56169431 A JPS56169431 A JP S56169431A JP 5870581 A JP5870581 A JP 5870581A JP 5870581 A JP5870581 A JP 5870581A JP S56169431 A JPS56169431 A JP S56169431A
Authority
JP
Japan
Prior art keywords
programmable logic
logic array
array
programmable
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5870581A
Other languages
English (en)
Other versions
JPS6234293B2 (ja
Inventor
Gaatsue Fuorukumaaru
Shiyuuto Deiiteru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS56169431A publication Critical patent/JPS56169431A/ja
Publication of JPS6234293B2 publication Critical patent/JPS6234293B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17712—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays one of the matrices at least being reprogrammable
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/17764—Structural details of configuration resources for reliability

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
JP5870581A 1980-04-25 1981-04-20 Programmable logic array Granted JPS56169431A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19803015992 DE3015992A1 (de) 1980-04-25 1980-04-25 Programmierbare logische anordnung

Publications (2)

Publication Number Publication Date
JPS56169431A true JPS56169431A (en) 1981-12-26
JPS6234293B2 JPS6234293B2 (ja) 1987-07-25

Family

ID=6100943

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5870581A Granted JPS56169431A (en) 1980-04-25 1981-04-20 Programmable logic array

Country Status (4)

Country Link
US (1) US4380811A (ja)
EP (1) EP0038947B1 (ja)
JP (1) JPS56169431A (ja)
DE (2) DE3015992A1 (ja)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57211832A (en) * 1981-06-24 1982-12-25 Hitachi Ltd Programmable logic array
DE3220302C2 (de) * 1982-05-28 1984-03-15 Siemens AG, 1000 Berlin und 8000 München Programmierbare Logikanordnung in ECL-Technik
US4524430A (en) * 1983-01-11 1985-06-18 Burroughs Corporation Dynamic data re-programmable PLA
US4508977A (en) * 1983-01-11 1985-04-02 Burroughs Corporation Re-programmable PLA
US4499579A (en) * 1983-03-10 1985-02-12 Honeywell Information Systems Inc. Programmable logic array with dynamic test capability in the unprogrammed state
JPS59180898A (ja) * 1983-03-31 1984-10-15 Hitachi Ltd 不良ビット救済方法
US4542508A (en) * 1983-11-21 1985-09-17 Aerojet-General Corporation Amenable logic gate and method of testing
US4551815A (en) * 1983-12-12 1985-11-05 Aerojet-General Corporation Functionally redundant logic network architectures with logic selection means
US4551814A (en) * 1983-12-12 1985-11-05 Aerojet-General Corporation Functionally redundant logic network architectures
USRE34363E (en) * 1984-03-12 1993-08-31 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
DE3485063D1 (de) * 1984-12-11 1991-10-17 Aerojet General Co Logisches gate und testverfahren.
DE3514266A1 (de) * 1985-04-19 1986-10-23 Nixdorf Computer Ag, 4790 Paderborn Baustein zur erzeugung integrierter schaltungen
US4672610A (en) * 1985-05-13 1987-06-09 Motorola, Inc. Built in self test input generator for programmable logic arrays
US5223792A (en) * 1986-09-19 1993-06-29 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5367208A (en) * 1986-09-19 1994-11-22 Actel Corporation Reconfigurable programmable interconnect architecture
US5341092A (en) * 1986-09-19 1994-08-23 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5309091A (en) * 1986-09-19 1994-05-03 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5365165A (en) * 1986-09-19 1994-11-15 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US5083083A (en) * 1986-09-19 1992-01-21 Actel Corporation Testability architecture and techniques for programmable interconnect architecture
US4899067A (en) * 1988-07-22 1990-02-06 Altera Corporation Programmable logic devices with spare circuits for use in replacing defective circuits
US5199035A (en) * 1990-10-01 1993-03-30 Motorola, Inc. Logic circuit for reliability and yield enhancement
US5528600A (en) * 1991-01-28 1996-06-18 Actel Corporation Testability circuits for logic arrays
US5422833A (en) * 1991-10-30 1995-06-06 Xilinx, Inc. Method and system for propagating data type for circuit design from a high level block diagram
US5347519A (en) * 1991-12-03 1994-09-13 Crosspoint Solutions Inc. Preprogramming testing in a field programmable gate array
US5430734A (en) * 1993-02-12 1995-07-04 Metalithic Systems, Inc. Fault-tolerant waferscale integrated circuit device and method
TW339496B (en) * 1994-06-22 1998-09-01 Philips Electronics Nv Method and circuit arrangement for operating a high-pressure discharge lamp
US6034536A (en) * 1997-02-05 2000-03-07 Altera Corporation Redundancy circuitry for logic circuits
US6091258A (en) * 1997-02-05 2000-07-18 Altera Corporation Redundancy circuitry for logic circuits
JP3865789B2 (ja) 1997-05-23 2007-01-10 アルテラ コーポレイション インタリーブされた入力回路を備えるプログラマブル論理装置のための冗長回路
US6167558A (en) * 1998-02-20 2000-12-26 Xilinx, Inc. Method for tolerating defective logic blocks in programmable logic devices
US6201404B1 (en) 1998-07-14 2001-03-13 Altera Corporation Programmable logic device with redundant circuitry
US7111224B1 (en) * 2001-02-28 2006-09-19 Xilinx, Inc. FPGA configuration memory with built-in error correction mechanism
US8661394B1 (en) 2008-09-24 2014-02-25 Iowa State University Research Foundation, Inc. Depth-optimal mapping of logic chains in reconfigurable fabrics
US8438522B1 (en) 2008-09-24 2013-05-07 Iowa State University Research Foundation, Inc. Logic element architecture for generic logic chains in programmable devices
WO2020251155A1 (en) 2019-06-13 2020-12-17 Samsung Electronics Co., Ltd. An automated system for healing faulty node in a network and method thereof

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5040903A (ja) * 1973-08-13 1975-04-15
JPS52142939A (en) * 1976-05-24 1977-11-29 Nippon Telegr & Teleph Corp <Ntt> Logical operation unit

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3313926A (en) * 1965-04-26 1967-04-11 Stanford Research Inst Microelectronic cellular array
US3781826A (en) * 1971-11-15 1973-12-25 Ibm Monolithic memory utilizing defective storage cells
US3958110A (en) * 1974-12-18 1976-05-18 Ibm Corporation Logic array with testing circuitry
US3987286A (en) * 1974-12-20 1976-10-19 International Business Machines Corporation Time split array logic element and method of operation
US4047163A (en) * 1975-07-03 1977-09-06 Texas Instruments Incorporated Fault-tolerant cell addressable array
US4177452A (en) * 1978-06-05 1979-12-04 International Business Machines Corporation Electrically programmable logic array
JPS555542A (en) * 1978-06-27 1980-01-16 Nec Corp Rewritable program logic array
JPS558135A (en) * 1978-07-04 1980-01-21 Mamoru Tanaka Rewritable programable logic array

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5040903A (ja) * 1973-08-13 1975-04-15
JPS52142939A (en) * 1976-05-24 1977-11-29 Nippon Telegr & Teleph Corp <Ntt> Logical operation unit

Also Published As

Publication number Publication date
DE3015992A1 (de) 1981-11-05
US4380811A (en) 1983-04-19
JPS6234293B2 (ja) 1987-07-25
EP0038947A3 (en) 1982-09-22
DE3171882D1 (en) 1985-09-26
EP0038947A2 (de) 1981-11-04
EP0038947B1 (de) 1985-08-21

Similar Documents

Publication Publication Date Title
DE3171882D1 (en) Programmable logic array
DE3275896D1 (en) Programmable logic array
DE3066868D1 (en) Programmable sequential logic array mechanism
JPS5715535A (en) Programmable logic array device
GB2073449B (en) Programmable logic controller
GB8514419D0 (en) Programmable array logic circuit
DE3379609D1 (en) Programmed logic array
JPS57203137A (en) Logic array
GB2089161B (en) Programmable read-only memory
GB2161323B (en) Programmable logic array
DE3165578D1 (en) Reprogrammable array logic systems
GB2131993B (en) Programmed logic array
JPS5413240A (en) Programmable logic array
IL64937A (en) Programmable logic array integrated circuit structure
JPS5561145A (en) Programmable logic array
JPS5764393A (en) Memory array
GB2171826B (en) Soft programmable logic array
IL66500A (en) Programmed logic array
DE2961563D1 (en) Programmable logic array
GB2011676B (en) Programmable logic array adder
GB2121573B (en) Programmable logic array circuit
JPS57203337A (en) Programmable logic array
JPS5752995A (en) Memory
JPS5746393A (en) Memory
GB2011669B (en) Programmable logic array adders