JPS56133854A - Seal body structure for semiconductor device - Google Patents
Seal body structure for semiconductor deviceInfo
- Publication number
- JPS56133854A JPS56133854A JP3644580A JP3644580A JPS56133854A JP S56133854 A JPS56133854 A JP S56133854A JP 3644580 A JP3644580 A JP 3644580A JP 3644580 A JP3644580 A JP 3644580A JP S56133854 A JPS56133854 A JP S56133854A
- Authority
- JP
- Japan
- Prior art keywords
- sealing cover
- semiconductor device
- wires
- circuit substrate
- parts
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 4
- 238000007789 sealing Methods 0.000 abstract 5
- 238000000034 method Methods 0.000 abstract 3
- 239000000758 substrate Substances 0.000 abstract 2
- 239000013078 crystal Substances 0.000 abstract 1
- 238000010438 heat treatment Methods 0.000 abstract 1
- 230000010355 oscillation Effects 0.000 abstract 1
- 229920005989 resin Polymers 0.000 abstract 1
- 239000011347 resin Substances 0.000 abstract 1
- 229920001169 thermoplastic Polymers 0.000 abstract 1
- 229920005992 thermoplastic resin Polymers 0.000 abstract 1
- 239000004416 thermosoftening plastic Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
PURPOSE:To reduce the number of parts and processes needed for manufacure of a semiconductor device by a method wherein a sealing cover integrally molded from thermoplastic resin is mounted on a circuit substrate equipped with a semiconductor element and locally heated to effect sealing. CONSTITUTION:A semiconductor element 3 is secured to a circuit substrate 1 and connected with bonding portions 2b through wires 4. Then, a sealing cover 10 molded from thermoplastic is mounted on the board 10 so as to cover the element and the wires and locally heated to effect resin seal. In order to prevent the sealing cover from being deformed by said heating, groove portions 10a are provided inside the sealing cover. Thereby, the numbers of parts and processes needed are reduced, and a crystal oscillation type electronic timepiece of high quality can be manufactured at low price.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3644580A JPS56133854A (en) | 1980-03-22 | 1980-03-22 | Seal body structure for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3644580A JPS56133854A (en) | 1980-03-22 | 1980-03-22 | Seal body structure for semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56133854A true JPS56133854A (en) | 1981-10-20 |
Family
ID=12470001
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3644580A Pending JPS56133854A (en) | 1980-03-22 | 1980-03-22 | Seal body structure for semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56133854A (en) |
-
1980
- 1980-03-22 JP JP3644580A patent/JPS56133854A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IE831279L (en) | Resin-sealed semiconductor devices | |
JPS5764953A (en) | Semiconductor device | |
JPS56133854A (en) | Seal body structure for semiconductor device | |
JPS53143656A (en) | Resin seal-forming of electronic parts | |
JPS5740965A (en) | Hybrid integrated circuit device | |
JPS5543878A (en) | Circuit unit | |
JPS5511361A (en) | Semiconductor fitting construction | |
JPS5739558A (en) | Resin sealing method for ic | |
JPS57130437A (en) | Sealing method of ic | |
JPS57188852A (en) | Method of sealing ic | |
JPS56146263A (en) | Manufacture of semiconductor device | |
JPS5632736A (en) | Sealing method of hybrid integrated circuit device | |
JPS55138241A (en) | Sealing structure for semiconductor device | |
JPS5627941A (en) | Manufacture of semiconductor device | |
JPS55138240A (en) | Manufacture of semiconductor device | |
JPS57201053A (en) | Sealing method for semiconductor device | |
JPS5718348A (en) | Integrated circuit device | |
JPS5795651A (en) | Semiconductor device | |
JPS55107252A (en) | Manufacture of semiconductor device | |
JPS57107060A (en) | Semiconductor device | |
JPS5670640A (en) | Sealing of semiconductor device | |
JPS6436055A (en) | Method of sealing electronic component | |
JPS5739559A (en) | Resin sealing method for ic | |
JPS5722583A (en) | Circuit board for watch | |
JPS6489356A (en) | Hybrid integrated circuit |